Person:
Mooney,
Vincent John, III
Permanent Link
Associated Organization(s)
ORCID
ArchiveSpace Name Record
Publication Search Results
Task Scheduling for Control Oriented Requirements for Cyber-Physical Systems
Timing Analysis for Preemptive Multi-tasking Real-Time Systems with Caches
Some Layouts Using the Sleepy Stack Approach
Atalanta: A New Multiprocessor RTOS Kernel for System-on-a-Chip Applications
The Sleepy Keeper Approach: Methodology, Layout and Power Results for a 4-bit Adder
Loss-Tolerant and Secure Embedded Computing via Inscrutable Instruction-Set Architectures (I²SA)
An O(NIN(M,N)) Parallel Deadlock Detection Algorithm
Pareto Points in SRAM Design Using the Sleepy Stack Approach
Cache-Related Timing Analysis for Multi-tasking Real-Time Systems with Nested Preemptions
Golay and Wavelet Error Control Codes in VLSI