Title:
Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design
Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design
Author(s)
Ekpanyapong, Mongkol
Minz, Jacob Rajkumar
Watewai, Thaisiri
Lee, Hsien-Hsin Sean
Lim, Sung Kyu
Minz, Jacob Rajkumar
Watewai, Thaisiri
Lee, Hsien-Hsin Sean
Lim, Sung Kyu
Advisor(s)
Editor(s)
Collections
Supplementary to
Permanent Link
Abstract
As process technology migrates to deep submicron with feature size less than 100nm, global wire delay is becoming a major hindrance in keeping the latency of intra-chip communication within a single cycle, thus decaying the performance scalability substantially. An effective floorplanning algorithm can no longer ignore the information of dynamic communication patterns of applications. In this paper, using the profile information acquired at the architecture/microarchitecture level, we propose a "profile-guided microarchitectural floorplanner" that considers both the impact of wire delay and the architectural behavior, namely the inter-module communication, to reduce the latency of frequent routes inside a processor and to maintain performance scalability. Based on our simulation results, the profile-guided method shows a 5% to 40% IPC improvement when clock frequency is fixed. From the perspective of instruction throughput (in BIPS), our floorplanner is much more scalable than a conventional wire length based floorplanner.
Sponsor
Date Issued
2003
Extent
198956 bytes
Resource Type
Text
Resource Subtype
Technical Report