Title:
Next Generation of 100-μm-Pitch Wafer-Level Packaging and Assembly for Systems-on-Package

dc.contributor.author Wong, C. P.
dc.contributor.author Kang, E. T.
dc.contributor.author Tay, Andrew A. O.
dc.contributor.author Wong, E. H.
dc.contributor.author Swaminathan, Madhavan
dc.contributor.author Iyer, Mahadevan K.
dc.contributor.author Rotaru, Mihai D.
dc.contributor.author Tummala, Rao R.
dc.contributor.author Doraiswami, Ravi
dc.contributor.author Ang, Simon S.
dc.contributor.author Kripesh, V.
dc.date.accessioned 2006-08-28T14:52:58Z
dc.date.available 2006-08-28T14:52:58Z
dc.date.issued 2004-05
dc.description ©2004 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or distribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. en
dc.description.abstract According to the latest ITRS roadmap, the pitch of area array packages is expected to decrease to 100 μm by 2009. Simultaneously, the electrical performance of these interconnections needs to be improved to support data rates in excess of 10 Gbps, while guaranteeing thermomechanical reliability and lowering the cost. These requirements are challenging, thus, needing innovative interconnection designs and technologies. This paper describes the development of three interconnection schemes for wafer-level packages (WLPs) at 100-μm pitch, involving rigid, compliant, and semicompliant interconnection technologies, extending the state of the art in each. Extensive electrical and mechanical modeling was carried out to optimize the geometry of the interconnections with respect to electrical performance and thermomechanical reliability. It was found that the requirements of electrical performance often conflict with those of thermomechanical reliability and the final “optimum” design is a tradeoff between the two. For the three interconnection schemes proposed, it was found that the electrical requirements can be met fairly well but acceptable mechanical reliability may require organic boards with coefficient of thermal expansion of 10 ppm/K or lower. en
dc.format.extent 1153777 bytes
dc.format.mimetype application/pdf
dc.identifier.citation IEEE Transactions on Advanced Packaging, Vol. 27, no. 2, May 2004, 413-425 en
dc.identifier.uri http://hdl.handle.net/1853/11434
dc.language.iso en_US en
dc.publisher Georgia Institute of Technology en
dc.publisher.original Institute of Electrical and Electronics Engineers, Inc., New York
dc.subject Assembling en
dc.subject Integrated circuit interconnections en
dc.subject Integrated circuit modelling en
dc.subject Integrated circuit packaging en
dc.subject Integrated circuit reliability en
dc.subject Thermal expansion en
dc.title Next Generation of 100-μm-Pitch Wafer-Level Packaging and Assembly for Systems-on-Package en
dc.type Text
dc.type.genre Article
dspace.entity.type Publication
local.contributor.author Wong, C. P.
local.contributor.author Tummala, Rao R.
local.contributor.author Swaminathan, Madhavan
local.contributor.corporatename School of Materials Science and Engineering
local.contributor.corporatename College of Engineering
relation.isAuthorOfPublication 76540daf-1e96-4626-9ec1-bc8ed1f88e0a
relation.isAuthorOfPublication fe05ddb2-e957-4584-ac88-58a197df62aa
relation.isAuthorOfPublication 974f4642-b132-43e2-9ca6-c40e8af82f93
relation.isOrgUnitOfPublication 21b5a45b-0b8a-4b69-a36b-6556f8426a35
relation.isOrgUnitOfPublication 7c022d60-21d5-497c-b552-95e489a06569
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
CPWongIEEE27.pdf
Size:
1.1 MB
Format:
Adobe Portable Document Format
Description:
License bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.86 KB
Format:
Item-specific license agreed upon to submission
Description: