

**SILICON-GERMANIUM DEVICES AND CIRCUITS FOR HIGH  
TEMPERATURE APPLICATIONS**

A Thesis  
Presented to  
The Academic Faculty

by

Dylan B. Thomas

In Partial Fulfillment  
of the Requirements for the Degree  
Master of Science in the  
School of Electrical and Computer Engineering

Georgia Institute of Technology  
May 2010

**COPYRIGHT 2010 BY DYLAN B. THOMAS**

# **SILICON-GERMANIUM DEVICES AND CIRCUITS FOR HIGH TEMPERATURE APPLICATIONS**

Approved by:

Dr. John D. Cressler, Advisor  
School of Electrical and Computer Engineering  
*Georgia Institute of Technology*

Dr. John Papapolymerou  
School of Electrical and Computer Engineering  
*Georgia Institute of Technology*

Dr. Gregory D. Durgin  
School of Electrical and Computer Engineering  
*Georgia Institute of Technology*

Date Approved: March 31, 2010

## ACKNOWLEDGEMENTS

First and foremost, I want to thank my parents for their unwavering support and for always encouraging me to aim high in all aspects of my life. I'm thankful for my brother, Evan, and the rest of my family and friends for being supportive during the past three years as well. I also want to thank my wonderful girlfriend, Rachel, for standing by me throughout the long hours spent pursuing the research I've so greatly enjoyed.

I want to thank Dr. John Cressler for being an outstanding advisor and mentor, who has provided me with a truly memorable opportunity to be a part of cutting edge research environment. I'd like to thank the entire SiGe research team for being such a great group of people to work together and spend time with. In particular, I would not have completed this work without the collaborative efforts and assistance of Laleh, Stan, Nelson, Kurt, Ryan, Troy, Steven, Ted, and Jiahui.

Finally, I would like to thank NASA's Exploration Technology Development Program (ETDP) and Boeing Phantom Works for providing the funding that has supported my graduate studies and made my research possible.

# TABLE OF CONTENTS

	Page
ACKNOWLEDGEMENTS	iii
LIST OF TABLES	vi
LIST OF FIGURES	viii
SUMMARY	10
<u>CHAPTER</u>	
I Introduction	1
1.1 Motivation for High Temperature	1
1.2 SiGe BiCMOS Technology Overview	4
II High Temperature Test System and Packaging	7
2.1 Introduction	7
2.2 Printed Circuit Board (PCB) Approach	10
2.3 Dual-Inline Package (DIP) Approach	13
2.4 Reusable Fixture Design	14
2.5 System Bandwidth Limitations	15
2.6 Summary	16
III Device Characterization	18
3.1 Introduction	18
3.2 SiGe Heterojunction Bipolar Transistors (HBTs)	19
3.3 MOSFETs	25
3.4 Resistors	30
IV Bandgap-Based Circuits	32
4.1 Introduction	32

4.2 Voltage Reference Circuit Topologies	33
4.3 Voltage Reference Characterization	36
4.4 High Temperature Compensation Technique	41
4.5 Bypass Compensation Testing	42
4.6 Bypass Circuit Optimization	44
4.7 Temperature Sensor Circuit Topology	52
4.8 Temperature Sensor Characterization	53
4.9 Summary	56
V Amplifier Circuits	58
5.1 Introduction	58
5.2 Amplifier for Large Capacitive Loads Characterization	59
5.3 Low-Impedance Output Buffer Characterization	63
5.4 Summary	68
VI Conclusion	69
6.1 Future Work	69
REFERENCES	71

## LIST OF TABLES

	Page
Table 1. Performance of SiGe BGRs across various temperature rangers. ....	52
Table 2. SiGe Temperature Sensor Performance up to 200C.....	54
Table 3. Measured and simulated figures of merit for the SiGe operational amplifier. ..	63
Table 4. Measured and simulated figures of merit for SiGe output buffer with 3.3V $V_{DD}$ , internal 100 $\mu$ A current source, and 50 $\Omega$ load unless otherwise specified.....	67
Table 5. Measured and simulated figures of merit for SiGe output buffer with 5V $V_{DD}$ , internal 100 $\mu$ A current source, and 50 $\Omega$ load unless otherwise specified.....	68

## LIST OF FIGURES

	Page
Figure 1: Overview of emerging applications for high temperature electronics compared to current temperature limits of various semiconductor technologies. ....	2
Figure 2: Cross-section of 1st generation SiGe HBT. ....	5
Figure 3: Doping profile representative of a 1 <sup>st</sup> generation SiGe HBT with graded Ge base. ....	6
Figure 4: Energy band diagrams for a Si BJT and SiGe HBT, biased in forward active mode at low-injection [16]. ....	6
Figure 5: Diagram of proposed high temperature test station with inset image of completed system. ....	9
Figure 6: Unused high temperature PCB (top) and PCB after approximately 1 hour exposure to 300°C conditions (bottom). ....	11
Figure 7: High temperature PCB packaging solution after 150 hour exposure to 300°C. ....	12
Figure 8: Ceramic DIP approach with high temperature wires attached to wire-wrap pins. ....	13
Figure 9: Reusable ceramic fixture with packaged SiGe circuit ready for high-temperature characterization. ....	15
Figure 10. Bandwidth of high temperature test system across temperature for multiple packaging techniques. ....	16
Figure 11: SiGe HBT Gummel characteristics as a function of temperature. ....	19
Figure 12: SiGe HBT output characteristic family across temperature. ....	20
Figure 13: Forward current gain of SiGe HBT across temperature. ....	21
Figure 14: Cross-section of RHBD SiGe HBT with external n-ring [31]. ....	22
Figure 15: Substrate leakage currents for a SiGe HBT collector-substrate junction across temperature, both with and without RHBD “external n-ring” structure. ....	24
Figure 16: Comparison of output characteristics for an (a) nFET and (b) pFET at 50°C and 300°C. ....	26

Figure 17: Subthreshold characteristics for an (a) nFET and (b) pFET over temperature. ....	27
Figure 18: Threshold voltages for a 10x1 nFET with different substrate biases across temperature. ....	28
Figure 19: Ratio of the drain current of 3x1 and 10x0.5 nFETs versus drain current of a 10x1 nFET showing the linearity of transistor sizing across temperature. ....	29
Figure 20: Temperature dependencies of the various resistors available in the SiGe platform under investigation. ....	31
Figure 21: Schematic of the first-order (control) SiGe BGR circuit. ....	34
Figure 22: Schematic of BGR with exponential compensation. ....	36
Figure 23: BGR output voltage versus temperature. ....	37
Figure 24: Comparison of simulated and measured BGR voltages over temperature. ....	38
Figure 25: Currents flowing out of the control BGR circuit across temperature. ....	39
Figure 26: Reliability testing results for SiGe BGRs with exponential compensation. ....	40
Figure 27: High temperature compensation network using a transistor connected in (a) full-bypass, (b) split-bypass, and (c) half-bypass configurations. ....	42
Figure 28: BGR output voltage across temperature with a single bypass nFET connected in various configurations. ....	42
Figure 29: BGR output voltage across temperature with a single bypass HBT connected in various configurations. ....	43
Figure 30: Measure of fit for numerical optimization model of compensation network with experimental data. ....	46
Figure 31: Optimal transistor sizing and gate connection for single nFET bypass compensation network. ....	47
Figure 32: Predicted BGR output voltage for single and double bypass nFET compensation networks optimized for 275°C. ....	47
Figure 33: Optimization of $\Delta V_{OUT}$ from 25°C to 275°C for possible gate-resistor tap locations using two bypass nFETs. ....	48

Figure 34: Optimal combined W/L sizing ratios using two bypass nFETs ( $n_1 + n_2$ ) for minimum $\Delta V_{OUT}$ across a temperature range of 25°C to 275°C based on gate connection location.....	49
Figure 35: Predicted BGR output voltage for single and double bypass nFET compensation networks optimized for 300°C.....	50
Figure 36: Cryogenic performance of SiGe BGR with high-temperature bypass compensation. ....	50
Figure 37: Schematic of SiGe temperature sensor circuit with multiple output terminals. ....	53
Figure 38: Temperature sensor output voltage across temperature for various terminals and bias conditions.....	54
Figure 39: Self-heating of SiGe temperature sensor at various temperatures. ....	55
Figure 40: Simplified diagram of a typical charge amplifier circuit used to convert a sensor's input charge into an output voltage.....	59
Figure 41: Circuit topology for the operational amplifier for large capacitive loads [47]. ....	60
Figure 42: Frequency response of opamp with 33 nF load across temperature. ....	61
Figure 43: Comparison of simulated and measured frequency response of SiGe opamp at room temperature and 250°C. ....	62
Figure 44: Output buffer circuit shown in (a) block diagram and (b) full circuit topology. ....	64
Figure 45: DC transfer characteristic for output buffer across temperature with 3.3V $V_{DD}$ , 50 $\Omega$ load, 100 $\mu$ A current source supplied (a) externally and (b) internally. ....	65
Figure 46: System-limited frequency response of SiGe output buffer across temperature using on-die 100 $\mu$ A current source.....	66
Figure 47: Overview of remote sensor interface (RSI) for extreme environments including components shown in this work to operate above 200°C.....	70

## SUMMARY

Using bandgap engineering, silicon-germanium (SiGe) BiCMOS technology effectively combines III-V transistor performance with the cost and integration advantages associated with CMOS manufacturing. The suitability of SiGe technology for cryogenic and radiation-intense environments is well known, yet SiGe has been generally overlooked for applications involving extreme high temperature operation. This work is an investigation into the potential capabilities of SiGe technology for operation at temperature up to 300°C, including the development of packaging and testing procedures to enable the necessary measurements. At the device level, SiGe heterojunction bipolar transistors (HBTs), field-effect transistors (FETs), and resistors are verified to maintain acceptable functionality across the temperature range, laying the foundation for high temperature circuit design. This work also includes the characterization of existing bandgap reference circuits, redesign for high temperature operation, validation, and further optimization recommendations. A closely related bandgap-based temperature sensor circuit is also characterized, representing another critical building-block for data acquisition and health monitoring systems. In addition, the performance of an operational amplifier circuit is presented, along with potential improvements. Finally, an existing output buffer circuit is tested under extreme high temperature conditions. To the author's knowledge this work represents the first demonstration of functional circuits from a SiGe technology platform in ambient temperatures up to 300°C; furthermore, the optimized bandgap reference presented in this work is believed to show the best performance recorded across a 500°C range in any bulk-silicon technology platform.


The research undertaken for this thesis has also contributed several publications to the scientific community: one conference paper presented at the 2009 International Conference and Exhibition on High Temperature Electronics Network (HiTEN), one conference paper in press for the 2010 International Conference on High Temperature Electronics (HiTEC), and one journal article under review by Solid-State Electronics.

# CHAPTER I

## INTRODUCTION

### **1.1 Motivation**

Interest in high temperature electronics has increased steadily over the past decade as technology improvements have begun to open up new application opportunities. Of the emerging markets, the automotive industry represents one of the largest, especially with the recent move toward hybrid electric and fully electric vehicles. Under-the-hood electronics must withstand temperatures up to 200°C, with even higher temperatures needed for brake systems, cylinder pressure sensors, or exhaust sensing [1]. Related to the push for electric vehicles, the need for more effective downhole well logging requires electronics able to function at temperatures up to 300°C and beyond [2]. In addition, next generation commercial aircraft hope to reduce complexity and weight by moving electronics closer the systems they are controlling, and which often operate at elevated ambient temperatures [3]. Not to be overlooked, high temperature electronics are key requirements for potential NASA missions to Venus and Jupiter, where temperatures can exceed 400°C [4]. NASA's proposed missions to the surface of Venus will likely use a dual-temperature zone or hybrid system of high temperature electronics (250°C and 460°C) with dramatically longer survival times [5]. In order to satisfy these emerging applications, we must carefully re-evaluate existing device, circuit, manufacturing, and packaging design options.



**Figure 1:** Overview of emerging applications for high temperature electronics compared to current temperature limits of various semiconductor technologies.

Due to the known limitations of conventional bulk silicon processes used for most commercial electronics needs, researchers have been forced to look for alternative semiconductor materials in order to satisfy the electronics needs of high temperature applications. Above 150°C, leakage currents and reliability concerns in commercial bulk silicon platforms have prompted the move to silicon-on-insulator (SOI) or silicon-on-sapphire (SOS) processes for applications up to 300°C [6], [7]. The other traditional approach has been to use wide bandgap (WBG) semiconductors such as GaAs, SiC or GaN, which have been shown to be capable of operating at temperatures as high as

600°C [8]-[10]. With its similarities to conventional Si CMOS, silicon-germanium (SiGe) BiCMOS technology has to date been largely dismissed in the quest for high temperature electronics. However, bulk-SiGe platforms could potentially offer a very cost-effective solution if creative device and circuit designs can overcome the inherent limitations. Figure 1 summarizes some of the major emerging applications requiring high temperature electronics and contrasts them with the capabilities of various semiconductor technology platforms.


The goal of this thesis is to establish SiGe as a viable semiconductor technology platform for high temperature applications up to 300°C, demonstrating through experimental results basic functionality, adequate performance levels to meet minimum specifications, and reliability of operation to survive in these extreme conditions for a reasonable amount of time before failure. Following a brief overview of SiGe BiCMOS technology, Chapter 2 discusses the packaging challenges encountered while attempting to characterize SiGe devices and circuits up to 300°C along with the various solutions devised to create a robust, easy-to-use high temperature measurement system. Using that test system, the over-temperature performance of fundamental BiCMOS devices – SiGe HBTs, MOSFETs, and resistors – are characterized in Chapter 3. In Chapter 4, two closely-related, bandgap-based circuits (voltage reference and temperature sensor) are investigated for elevated temperature conditions, and a new high temperature compensation technique that stabilizes the voltage reference's output is presented. The high temperature performance of a charge-collection amplifier and output buffer are discussed in Chapter 5. Finally, Chapter 6 describes how the circuits under investigation

can be used to create data acquisition and monitoring systems and future work that remains to completely realize these goals.

## **1.2 SiGe BiCMOS Technology Overview**

Through the use of bandgap engineering, SiGe heterojunction bipolar transistors (HBTs) are reaching performance levels on par with many III-V technologies such as GaAs or InP, and current state-of-the-art SiGe HBTs have demonstrated cutoff frequencies in excess of 350 GHz at room temperature [11]. However, the manufacturing process for SiGe HBTs – unlike their III-V counterparts – is compatible with commercial Si fabrication lines. The resulting BiCMOS technologies have allowed designers to match the superior device performance of SiGe HBTs with well-developed Si-based digital CMOS to create low-cost mixed-signal and RF solutions.


In addition to these benefits, SiGe is a prime candidate for operation in extreme environments including: cryogenic temperatures, extreme high temperatures, wide temperature ranges, and under radiation exposure [12], [13]. As would be expected, the performance of SiGe HBTs improves with decreasing temperature, and a large body of work has explored these capabilities [14]. SiGe HBTs are also inherently tolerant to total ionizing dose (TID) radiation, although they remain vulnerable to single event effects (SEE). Conventional wisdom would suggest that SiGe HBTs should experience a decline in performance as temperatures increase because of their natural improvements with cooling. For this reason, SiGe has largely been ignored as an option for high temperature operation. The versatility of SiGe makes it an especially attractive candidate for extraterrestrial conditions.



**Figure 2:** Cross-section of 1st generation SiGe HBT.


The SiGe platform used in this study is a 1<sup>st</sup> generation, commercial SiGe BiCMOS technology by IBM which combines 0.50  $\mu\text{m}$ , 3.5 V  $BV_{\text{CEO}}$ , 50 GHz  $f_T$  SiGe HBTs with 0.35  $\mu\text{m}$ , 3.3 V Si CMOS devices. Figure 2 shows the cross-section view of the SiGe HBT available in this platform. This SiGe technology platform includes both shallow and deep trench isolation, and a variety of resistors and capacitors. In addition, between four and seven metal layers are available along with a thick top aluminum metal. Neither the manufacturing process nor device design was optimized for high temperature operation. Currently, 3<sup>rd</sup> generation SiGe BiCMOS platforms with 200 GHz  $f_T/f_{\text{max}}$  SiGe HBTs are the industry standard for high frequency applications, and future research into the high temperature capabilities of these platforms will be of great interest to the electronics community.

Utilizing a graded Ge profile in the base similar to that shown in Figure 3, the specific performance benefits derived from the strained SiGe layer is worth a brief discussion. First, the smaller base bandgap leads to a greater current gain due to higher electron injection. Perhaps of more importance, the graded conduction band offset induces a drift



**Figure 3:** Doping profile representative of a 1<sup>st</sup> generation SiGe HBT with graded Ge base.

field in the base which serves to decrease minority carrier base transit time, thereby increasing  $f_T$ . In addition, the base Ge grading gives rise to an improved Early voltage. Finally, the engineered energy band for a typical SiGe HBT, shown in Figure 4, also results in a decoupling of the base profile and previously described performance metrics [15].



**Figure 4:** Energy band diagrams for a Si BJT and SiGe HBT, biased in forward active mode at low-injection [16].

## CHAPTER II

### HIGH TEMPERATURE TEST SYSTEM

#### **2.1 Introduction**


Assuming the design of high temperature capable devices, circuits, and associated manufacturing processes are available, producing commercially-viable electronics requires several other key steps including packaging, testing/verification, and qualification. FR-4, lead-tin solders, and other conventional packaging solutions used for commercial electronics begin to fail around 150°C [17]. Special attention must be paid to the printed wiring board or substrate material, wire bonding method, interconnect metallization, ceramic package, adhesive, and wiring/cabling for reliable operation up to and beyond 200°C [18]. Unfortunately, no standard method for reliable, high temperature packaging has been established, forcing researchers to design custom solutions based on the resources and capabilities at hand [19-20]. Without standardized packaging solutions, the design of test benches to validate and characterize designs also becomes a challenging task, and each company or research group must “re-invent the wheel” by developing their custom systems [21]. Commercial, let alone military-grade, qualification procedures require more fully developed packaging and testing capabilities and procedures.

The first decision to make when designing a high temperature system is whether to use a localized heating or a self-contained environmental chamber. Localized heaters selectively heat only the device-under-test (DUT), and several examples of such systems are probing stations with a high temperature chuck, vacuum chamber dewars with

electrical heater circuitry in thermal contact with the DUT, or calibrated, on-chip resistive heating circuitry in conjunction with thermal imaging equipment [22]. These solutions eliminate the need for special cables to contact the DUT, making them more suitable for AC measurements; however, thermal losses in the connection between the heating element and the device or circuit (not just the die or wafer) must be calibrated out in order to obtain an accurate measurement temperature. Because of the inherent difficulty in designing high temperature packaging that also has excellent, precisely-known thermal conductivity, the second approach – a self-contained test chamber – was chosen as the more easily implemented approach. In oven-based systems, the DUT is entirely contained within the chamber, which carefully controls the internal ambient temperature. This solution closely recreates “real-world” conditions, but it has the added complication of requiring a fixture and/or cables capable of withstanding the same extreme temperatures inside the chamber. For this reason, oven systems are not suitable for high frequency characterization.

Shown in Figure 5, the proposed high temperature test bench would include a high temperature chamber, a custom-designed fixture/packaging method, and a high temperature wire to transfer signals in and out of the oven. Once outside the oven, the wires would connect to a coax cable adapter, which could then be connected to a variety of standard measurement equipment. Finally, the oven and all measurement equipment would be remotely controlled by a laptop over a GPIB interface to allow for automated measurements.

A Delta Design 9023 environmental test chamber with 9016 temperature controller had been previously purchased for low temperature annealing and curing, and it proved to




**Figure 5:** Diagram of proposed high temperature test station with inset image of completed system.

be a suitable choice with a 640 in<sup>3</sup> chamber, ten feed-through ports for wires or cables, and most importantly, a 315°C maximum temperature capability [23]. Reaching 300°C was a critical design parameter because that range contains the majority of today’s high temperature applications while also representing the upper limit of current SOI technology. A nickel-clad copper wire with fiberglass insulation was chosen as the cabling method for its low resistivity ( $< 1 \Omega/\text{ft}$ ) and maximum temperature rating (480°C), and a PCB with screw-style terminal blocks was designed to simplify the wire-to-coax interface [24]. The various fixture and packaging solutions within the test chamber will be discussed in the following sections.

## **2.2 Printed Circuit Board (PCB) Approach**

Printed circuit boards (PCBs) are a pervasive element of modern electronics, and based on past experience designing PCBs, this approach was the first one attempted. However, the most widely-used material for PCB designs, FR-4, is not suitable for high temperature applications due to its low glass transition temperature ( $T_g$ ) of 140°C. Above this temperature, FR-4 laminate will begin to deform and lose structural integrity, although short-term exposure to higher temperature will not cause catastrophic failure assuming the board is not under mechanical stress. The coefficient of thermal expansion (CTE) is also an important factor when choosing a PCB substrate for wide temperature range applications because of concerns over the reliability of solder joints, plated vias, and traces. Several substrate materials with higher  $T_g$ 's, such as a high temperature FR4 variant (180°C) and polyimide (260°C), are widely available, but none are specified to 300°C [18].

The Rogers 4003C laminate is often chosen for high frequency applications due to its low loss tangent, but it also has the highest  $T_g$  of any commercially available PCB substrate material ( $T_g > 280^\circ\text{C}$ ) [25]. Furthermore, Rogers 4003C's  $T_g$  is only specified as “greater than 280°C,” with substantial failure not occurring until a much higher temperature. Using this laminate, the PCB was designed to accept a variety of die sizes and I/O signals, carried over traces finished with electroless nickel immersion gold (ENIG) plating to avoid oxidation of the underlying copper. The dies were mounted directly onto exposed ENIG bases using a thermally-conductive silver epoxy putty and then gold ball wire bonded to nearby bond pads on the PCB. To improve reliability at the




**Figure 6:** Unused high temperature PCB (top) and PCB after approximately 1 hour exposure to 300°C conditions (bottom).

bond wedge-pad interface, a thicker layer of electroless gold was selectively plated on the bond pads.


Because few solders are viable for 300°C, a physical wire attach process was chosen for simplicity. For each signal, two exposed pads were placed on the top and bottom of the PCB, which were connected with two vias carefully-sized to just fit the 26 AWG high temperature wire. Each wire was inserted through one via, brought down through the other, and crimped to maintain the electrical connection. Figure 6 shows an example of the custom PCB with high temperature wire mechanically secured to multiple traces. As an alternative to the mechanical approach, two high temperature soldering techniques were attempted: traditional soldering using lead-tin-silver solder and resistance soldering with silver solder paste; however, neither approach formed acceptable electrical

or mechanical connections [26]. The high-lead solder did not reflow well at the ENIG trace/nickel-plated wire interface, while the smooth surfaces of the pads and wires were not conducive to the resistance soldering technique typically used to join twisted wires. Finally, brazing was ruled out due to the inherent danger of the process and the likely damage to the PCB itself.

Although the Rogers substrate proved suitable for short exposures to 300°C, extended periods in these ambient conditions exposed several limitations to this packaging method. Also shown in Figure 6, the solder mask layer on the PCB degraded at high temperatures, gradually darkening from green to black, and given enough time, the solder mask would completely break down and crack apart while taking on a white-gray color. The traces also separated from the substrate after extended exposure due to the CTE mismatch between the two materials. Lastly, the silver epoxy used for die attach became brittle and resulted in lifting of the die, which is shown in Figure 7. On the other hand, the gold wirebonds showed no sign of voiding, as they were able to hold the die to the board after the epoxy failure, and the physical wire-to-trace connection was deemed fully reliable.



**Figure 7:** High temperature PCB packaging solution after 150 hour exposure to 300°C.



**Figure 8:** Ceramic DIP approach with high temperature wires attached to wire-wrap pins.

### ***2.3 Dual-Inline Package Approach***


Although the PCB packaging process was used for initial reliability testing, there was concern over the integrity of this approach for long term testing. For the second round of reliability testing of the SiGe voltage reference, a more robust packaging solution was developed in conjunction with Dr. R. Wayne Johnson (Auburn University) and Leora Peltz (Boeing Phantom Works). The die was secured to a 40-pin ceramic DIP with a gold-germanium ( $\text{Au}_{88}\text{Ge}_{12}$ ) eutectic die attach, bonded with gold ball bonding, and sealed with an inverted 40-pin DIP lid using a gold-tin ( $\text{Au}_{80}\text{Sn}_{20}$ ) alloy. Next, standard tin wire-wrap socket pins were carefully removed from their plastic housing, and the nickel-plated high temperature wire was wrapped onto each individual pin. Then the individual wire-wrapped sockets were slid onto alternating pins of the DIP as shown in Figure 8, allowing the package to hang freely in the test chamber. This approach worked remarkably well during long-term reliability tests; however, the wire-wrapped pins

needed to be reconstructed for each measurement. In the interest of reducing material waste and setup time for subsequent measurements, a permanent fixture was necessary.

## **2.4 Ceramic Fixture**

Both the PCB and DIP packaging solutions allowed for 300°C measurements, but each had its own drawbacks. The PCB approach called for costly Rogers 4003 substrate and ENIG finishing for each board and was not suited for long-term measurements, while the individual wire-wrapped pins in the DIP approach were tedious and time-consuming to construct for each experiment. Furthermore, the  $\text{Au}_{88}\text{Ge}_{12}/\text{Au}_{80}\text{Sn}_{20}$  eutectic die attach processes required outside assistance, adding additional cost to the DIP approach. Drawing upon the knowledge gained from these previous attempts at high temperature packaging, a permanent, reusable ceramic fixture was designed to allow quick and easy swapping of ceramic packages. Figure 9 shows the completed high temperature fixture with packaged SiGe circuit ready to be placed inside the environmental chamber for testing.

Using an ultra-high temperature glass-mica ceramic called Macor, the fixture was designed to accept a 44-pin ceramic quad-flatpack, which was self-aligned by carefully-sized grooves for each lead on the package. Macor was chosen for its low CTE, high maximum continuous operating temperature (800°C), excellent electrical insulation, and relative ease of manufacturing [27]. Four bar clamps, one on each side, were then screwed down over the leads to secure the package in the fixture. Because of the previous success using mechanical force to maintain electrical continuity between the package/PCB and the high temperature wires, two small holes were drilled in each bar, and a high temperature wire was passed through one hole, along a groove acting as a




**Figure 9:** Reusable ceramic fixture with packaged SiGe circuit ready for high-temperature characterization.

guide, and back up through the second hole. Each bar clamp included eleven such wire slots to match the number of package leads, which allowed for a simple, reusable wire interface not present in past packaging approaches. Finally, stainless steel offsets were added to the fixture to align the platform height with the ports on the oven in order to keep the wire length to less than 6 inches, minimizing losses.

## **2.5 System Bandwidth Limitations**

The high temperature test system was designed with DC and low-frequency measurement capabilities in mind, with AC characterization (above 1 GHz) to be performed on separate, custom-designed equipment. To determine the upper frequency limit of the high temperature system, the magnitude of the transfer function of the package or PCB with two bond pads wire bonded together was measured across temperature and is shown



**Figure 10.** Bandwidth of high temperature test system across temperature for multiple packaging techniques.

in Figure 10. Overall system bandwidth was similar regardless of whether PCB or ceramic packages were used, limited to just over 10 MHz. The unshielded wires were suspected to be the primary limiting factor, and in an attempt to increase the maximum bandwidth, a second wire was hand-twisted around the signal wires to form a makeshift twisted-pair shielding. With the shielding wire grounded, the ceramic fixture showed a slight improvement, but the resulting transfer function was extremely sensitive to wire position and difficult to reproduce exactly. Perhaps the most important result was that ambient temperature had absolutely no effect on frequency response for either approach.

## **2.6 Summary**

A high temperature test system was demonstrated for measuring devices and circuits in ambient temperatures up to 300°C. Three different packaging approaches were designed,

implemented, and analyzed for their suitability, and all were found capable of operating under the extreme conditions. Most importantly, this test system will provide future researchers and students with an easily accessible path for high temperature DC and low-frequency characterization for a wide variety of electronics. The lessons learned during the design of this system and packaging solutions will aid future work into creating an AC measurement system with high temperature capabilities.

## CHAPTER III

### DEVICE CHARACTERIZATION

#### **3.1 Introduction**

With a reliable means for characterizing electronics at high temperatures established, the first task was to determine the ability of basic devices from a SiGe BiCMOS platform to function up to 300°C. The available device models and Cadence simulation tools were not designed with such high temperatures in mind, which meant that the devices needed to be characterized experimentally. Assuming functional operation, the performance of the fundamental devices was of considerable interest, and any relevant limitations also needed to be exposed through experimental characterization. For example, significant substrate leakage currents were expected at high temperatures because the technology of interest was a bulk-Si based platforms.

As mentioned previously, the first generation SiGe technology under consideration in this work includes the SiGe HBT, n-type and p-type enhancement mode MOSFETs, a wide variety of resistors, and several other fundamental building blocks such as capacitors and diodes. All of these devices are used in different types of circuits, but the HBTs, MOSFETs, and resistors formed the basis for the low-level circuits which would be investigated later. In this chapter, the characterization of these three device classes is presented, verifying acceptable operation up to 300°C. The results presented here could also be used as the basis for more advanced software models optimized for high temperature simulation – a necessary future development for circuit design.





Figure 11: SiGe HBT Gummel characteristics as a function of temperature.

### 3.2 SiGe Heterojunction Bipolar Transistors (HBTs)


SiGe HBTs are the centerpiece for the BiCMOS technology of interest, and as such, demonstrating their functionality at high temperatures was the foremost question to address. Shown in Figure 11, the Gummel characteristics for a standard 0.5  $\mu\text{m}$  by 2.5  $\mu\text{m}$  SiGe HBT remained ideal from room temperature up to 300°C, and with functionality proven, the focus can shift to whether acceptable performance is being achieved [28]. The results indicate a usable bias range extending over two orders of magnitude. Figure 12 shows a typical family of output characteristics, which further reinforces the satisfactory performance up to 300°C. Although collector current decreased and the distinction between the saturation and forward active region was less defined, suggesting



**Figure 12:** SiGe HBT output characteristic family across temperature.

decreased Early voltage, the forward active region extended to a higher  $V_{CE}$ , indicating a possible delay of avalanche breakdown.

Using the Gummel characteristics, the forward current gain – also known as beta ( $\beta$ ) and defined as  $I_C/I_B$  – can be calculated. As shown in Figure 13, current gain decreased with increasing temperature as expected in a SiGe HBT which is the opposite behavior compared to a Si BJT. The inverse-temperature dependency of  $\beta$  in SiGe HBTs can in fact be a positive aspect because it serves to limit thermal runaway, which occurs when increasing temperature and current gain form a positive feedback loop that can result in non-ideal circuit operation at the very least and destruction of the device in a worst-case scenario. Higher values of  $\beta$  are desirable from a circuit designer’s perspective, and the SiGe HBT’s  $\beta$  remains near 100 even at 300°C – a very usable level. Existing work has




**Figure 13:** Forward current gain of SiGe HBT across temperature.

provided a more detailed look at the key specifications for SiGe HBTs such as gain, breakdown voltage, cutoff frequency, and low-frequency noise [29].

Although thermal runaway is a limiting factor at higher temperatures, the primary concern for bulk-Si based technologies is the dramatic rise in leakage currents above 200°C. At these temperatures, the intrinsic carrier concentration of the Si substrate approaches  $10^{16}$ , which is on the order of the substrate doping level. The SiGe HBTs under consideration displayed substantially higher leakage currents equal to approximately 1  $\mu\text{A}$  at 300°C. Should leakage currents become a limiting factor in circuit design, the traditional solution has been to utilize an SOI process with lateral transistors, and the availability of SiGe-on-insulator (SGOI) technology in recent years offers true HBTs with superior performance compared to lateral transistor structures at higher temperatures [30].

In addition to wide temperature range applications, radiation-intense environments comprise another area that is generating a substantial interest for SiGe electronics, and radiation-hardening-by-design (RHBD) techniques for improving tolerance to single event effects (SEEs) are being pursued at both the device and circuit level as cost-effective alternatives to process alterations. One promising device-level RHBD approach is the inclusion of an n-type implant surrounding the deep trench isolation of an HBT, which is known as an “external n-ring” [31]. The cross-section of a SiGe HBT with external n-ring is shown in Figure 14. With a positive bias applied to the n-ring, the charge deposited during heavy ion strikes is collected by the n-ring rather than the collector, and this action helps mitigate any changes in HBT biasing due to ion strikes. In high temperature environments, the n-ring’s presence was expected to alter the electric field near the collector-substrate junction, thereby reducing collector-substrate leakage currents in bulk-SiGe HBTs.



**Figure 14:** Cross-section of RHBD SiGe HBT with external n-ring [31].

Examining this prediction, the current through the collector-substrate junction is governed by the Shockley diode equation,

$$I = I_0 \left( e^{qV_A/kT} - 1 \right) \quad (1)$$


where  $I_0$  is the reverse saturation current,  $q$  is the electron charge,  $k$  is Boltzmann's constant, and  $T$  is temperature [32]. Because the collector-substrate junction is always reverse-biased, the exponential term goes to zero, and the leakage current is given by

$$I_0 = qA \left( \frac{D_n}{L_n} n_p + \frac{D_p}{L_p} p_n \right) \quad (2)$$

where  $A$  is the area of the collector-substrate junction,  $D$  is the minority carrier diffusion coefficient,  $L$  is the minority carrier diffusion length, and  $n_p / p_n$  are the number of minority electrons and holes in the substrate and collector, respectively. Moving one step further, the number of minority carrier electrons in the substrate is given by

$$n_p = \frac{N_D - N_A}{2} + \left[ \left( \frac{N_D - N_A}{2} \right)^2 + n_i^2 \right]^{1/2} \quad (3)$$

where  $n_i$  is the intrinsic carrier concentration of silicon and  $N_A$  and  $N_D$  are the acceptor and donor doping concentrations in the substrate, respectively. As temperature increases,  $n_i$  increases, approaching  $N_A$  and causing the number of free electrons to increase dramatically. The external n-ring should counteract the increasing  $n_p$  by acting as a



**Figure 15:** Substrate leakage currents for a SiGe HBT collector-substrate junction across temperature, both with and without RHBD “external n-ring” structure.

vacuum and pulling excess free electrons in the vicinity away from the collector, which in turn should suppress leakage currents at higher temperatures.

Shown in Figure 15, measurements confirmed that leakage currents were reduced by a factor of two in ambient conditions above 175°C. Also in Figure 15, the SiGe HBT with external n-ring was modeled in Sentaurus TCAD, and the same general behavior was observed – a drop in leakage current with a bias applied to the n-ring. However, simulations showed a decrease in leakage current by two orders of magnitude, considerably higher than observed in measurement. Despite the discrepancy, this RHBD technique could allow bulk-Si platforms to function in higher temperature environments than previously thought.


### 3.3 MOSFETs

In addition to the SiGe HBT, the other major building block in a BiCMOS platform is the MOSFET, and as the name suggests, both enhancement-mode nFETs and pFETs are available in the 1<sup>st</sup> generation platform under investigation. With the SiGe HBTs proven to be usable up to 300°C, the next step was to investigate the performance of the FETs because it would be nearly impossible to design relevant circuits without them. Fortunately, the output characteristics for both FETs (nFET and pFET) demonstrated acceptable performance up to 300C. As shown in Figure 16a, the drain current of the nFET decreases with increasing temperature at higher gate biases. The drain current,  $I_D$ , in the saturation region is given by

$$I_D = \frac{K' W}{2 L} (1 + \lambda V_{DS}) (V_{GS} - V_{TH}) \quad (4)$$

where  $K'$  is a transconductance parameter,  $W$  is channel width,  $L$  is channel length,  $\lambda$  is the channel length modulation factor, and  $V_{TH}$  is the threshold voltage of the transistor. As temperature increases, so does  $K'$ , which is proportional to electron mobility, driving the decrease in  $I_D$  even though  $V_{TH}$  is expected to decrease. The slope of the curves in the saturation region remains roughly the same over temperature, indicating  $\lambda$  is insensitive to temperature – a welcome benefit. Similar observations can be made from observing the nFET behavior in the triode region of operation.


Figure 16b shows the output characteristics for a typical pFET whose performance is similar to the nFET at 300°C. The channel width of the pFET was decreased by a factor of two in order to compensate for the lower mobility of holes and thereby provided a



**Figure 16:** Comparison of output characteristics for an (a) nFET and (b) pFET at 50°C and 300°C.

closer match in  $I_D$  between the two devices. Of particular note, the pFET’s shorter channel length has a dramatic effect on  $\lambda$ , which could be a concern in some applications. Lastly, although both FETs exhibited a lower drain current at 300°C compared to room temperature for higher gate voltages, the opposite behavior was observed for  $V_{GS}$  below 1.5 V.

Just as important as the output characteristics, the subthreshold characteristics provide a more complete understanding of FET performance across temperature. Figure 17 shows these results for the nFET and pFET, and several relevant observations should be made. First, increasing temperature has a significant effect on the “off” state leakage current, which exceeds 0.1  $\mu\text{A}$  at 300°C – a potentially serious issue if power consumption is a major concern. This effect is slightly more pronounced in the pFET, primarily due to the shorter channel width. A second takeaway is the presence of a zero-temperature coefficient (ZTC) bias point in both devices [33]. Depending on  $V_{DS}$ , the




**Figure 17:** Subthreshold characteristics for an (a) nFET and (b) pFET over temperature.

ZTC point is between 1 V and 1.5 V for these FETs; additionally, the ZTC point explains why  $I_D$  increased with temperature for  $V_{GS}$  less than the ZTC point.

Another well-known characteristic of FETs is that  $V_{TH}$  is inversely proportional to temperature. As expected, the threshold voltage decreased according to the relationship

$$V_{TH} = V_{TO} + \gamma(\sqrt{V_{SB} + \phi_F} - \sqrt{2\phi_F}) \quad (5)$$

where  $V_{TO}$  is the threshold voltage for zero substrate (body) bias,  $\gamma$  is the body effect parameter,  $V_{SB}$  is the source-body voltage, and  $\phi_F$  is the surface potential at the gate oxide interface.  $V_{TO}$  encapsulates a number of underlying physical parameters; therefore, it is most easily determined experimentally from the subthreshold curves. Shown in Figure 18 are the threshold voltages, including  $V_{TO}$ , of the standard-size nFET for various substrate bias conditions across temperature. The net effect is an approximately linear relationship between  $V_{TH}$  and temperature, and although  $V_{TO}$  is the dominant factor,  $\phi_F$




**Figure 18:** Threshold voltages for a 10x1 nFET with different substrate biases across temperature.

also increases linearly with temperature while  $\gamma$  remains relatively constant except in the case where  $n_i$  is greater than  $N_A$  in the substrate.

Transistor sizing is a cornerstone of circuit design because in both the saturation and triode modes of operation the drain current is related to the channel length and width. The ratio of width to length ( $W/L$ ) is a constant design parameter that influences  $I_D$  in saturation and triode operating regions, governed by

$$I_D = K' \frac{W}{L} \left( (V_{GS} - V_{TH})V_{DS} - \frac{V_{DS}^2}{2} \right) \quad (6)$$



**Figure 19:** Ratio of the drain current of 3x1 and 10x0.5 nFETs versus drain current of a 10x1 nFET showing the linearity of transistor sizing across temperature.


$W/L$  remains constant regardless of the operating temperature, but there was concern about whether short-channel or other effects could distort  $I_D$  at elevated temperatures. In order to verify that  $I_D$  remained ideal when  $W$  or  $L$  were reduced below the standard device size of 10x1, 3x1 and 10x0.5 nFETs were characterized up to 300°C. The average drain current for these two transistor sizes, normalized to the 10x1 drain current, is plotted against temperature in Figure 19. Using the output characteristics when the nFETs were in either triode or saturation operating mode ( $V_{GS} > V_{TH}$  and  $V_{DS} > 0$ ), the average value shows relatively good agreement with the ideal values, shown with dashed lines. Surprisingly, the best match was found at higher temperatures, which is unexpected considering the transistors measured were from the same wafer, albeit on different die. This result is partially explained in that  $I_D$  for both alternate-sized devices

deviated from the expected values considerably at lower values of  $V_{GS}$  for lower temperatures. As gate bias increased, so did agreement with expected values of  $I_D$ .

As was the case with the HBTs, substrate leakage currents are a concern for FETs as well. Fortunately, the magnitude of these currents was only on the order of  $0.1 \mu\text{A}$  at  $300^\circ\text{C}$ , which should not pose a problem for most circuits using reasonably-sized transistors. Should even these values be too high, a similar structure to the external n-ring used for the RHBD SiGe HBTs could be added to the FETs to further suppress leakage current. Finally, the presence of a non-zero substrate bias had minimal effect on substrate leakage and in fact, actually suppressed leakage currents slightly. This result is particularly important for analog circuit designs that often require a non-zero  $V_{SB}$ , such as in current mirrors.

### **3.4 Resistors**

Three classes of resistors were available in the SiGe BiCMOS platform under investigation: standard polysilicon, high sheet resistivity ( $\rho$ ) polysilicon, and implant resistors. Furthermore, both types of polysilicon resistor could be constructed over either a subcollector ground plane (to reduce substrate coupling, [NS]) or deep trench oxide (lower parasitic capacitance, [DT]). As shown in Figure 20, all resistors maintained a linear relationship across the entire temperature range, and each class of resistor demonstrated a unique temperature dependency. The various implant resistors – n-type reach-through (RN), p-type silicon (RI), and subcollector – showed a strongly proportional dependence on temperature. Relatively temperature independent, the standard polysilicon resistors (PB) exhibited a weakly proportional behavior. Finally, the



**Figure 20:** Temperature dependencies of the various resistors available in the SiGe platform under investigation.

third group consisting of high sheet  $\rho$  polysilicon resistors demonstrated the exact opposite behavior, an inverse relationship with temperature.

The PBDT (p+ poly over oxide) resistor is particularly important because it was utilized extensively in the bandgap reference and temperature sensor circuits described in the following sections. This resistor, with its relative temperature-independence, experienced only a 5% increase in resistance between room temperature and 300°C regardless of geometry.

## CHAPTER IV

### BANDGAP BASED CIRCUITS

#### **4.1 Introduction**

Precision voltage references are a key primitive building block for analog and mixed-signal circuit designs, and a temperature independent voltage source is a prerequisite for more complex systems. A number of high temperature voltage reference circuits have been demonstrated over the past several years. Using SOI or SiC processes, these circuits offer temperature limits ranging from 225°C to 350°C and beyond; however, both SOI and SiC are considerably more expensive compared to commercial bulk-Si [34]-[40]. Because the AC performance of a voltage reference is not of concern, the bandgap reference (BGR) circuit was an ideal step in the progression from simple devices to a complete circuit considering the previously discussed limitations of the high temperature measurement system. Additionally, the over-temperature behavior is perhaps the most important characteristic of a voltage reference, adding further incentive. Once the high temperature performance was understood, new compensation techniques could be devised to allow cost-effective SiGe BGRs to compete with those in SOI platforms.

The same principles used to design a BGR can be used to create a simple temperature sensor circuit based on the bandgap of SiGe HBTs. Compared to the stable output of a BGR, the temperature sensor circuit seeks to produce a linear output that is proportional to absolute temperature, and the same factors impacting the performance of the BGR should be present in the temperature sensor. In turn, similar high temperature compensation techniques could likely be applied to design SiGe temperature sensors that

will remain linear up to 300°C. Both of these circuits are critical components of data acquisition and health monitoring systems, a key area of interest for high temperature electronics.


## 4.2 Voltage Reference Circuit Topologies

The bandgap reference (BGR) circuit was introduced in the early 1970s as a temperature-stable voltage reference well-suited for voltage regulators, A/D and D/A converters, and other precision analog circuits such as measurement systems [41]. The most basic version of a BGR circuit combines the negative temperature coefficient of the base-emitter voltage ( $V_{BE}$ ) of a bipolar transistor with a proportional-to-absolute temperature (PTAT) current source to produce an output voltage that is constant over temperature. In a silicon BJT,  $V_{BE}$  is given by

$$V_{BE} = V_G(T) + \frac{T}{T_r} [V_{BE}(T_r) - V_G(T_r)] - \eta \left( \frac{kT}{q} \right) \ln \left( \frac{T}{T_r} \right) + \frac{kT}{q} \ln \left( \frac{I_C(T)}{I_C(T_r)} \right) \quad (7)$$

where  $V_G$  is the bandgap voltage of silicon,  $T_r$  is the reference temperature, and  $\eta$  is the temperature dependency parameter of silicon [42]. For the SiGe HBTs used in this work, the effects of the Ge grading on the bandgap, and hence  $V_{BE}$ , are discussed in greater detail in [43]; however, the same approximately linear negative temperature dependency is present.

In order to generate the PTAT current, the differential voltage between the base-emitter voltages of two HBTs with different collector current densities can be used. This voltage,  $\Delta V_{BE}$ , is given by



**Figure 21:** Schematic of the first-order (control) SiGe BGR circuit.

$$\Delta V_{BE} = \frac{kT}{q} \ln \left( \frac{J_1}{J_2} \right) \quad (8)$$


where  $J_1$  and  $J_2$  are the current densities of the HBTs. Assuming the collector current is held identical in the both transistors, the ratio of current densities will be entirely determined by the ratio of the emitter areas. This differential voltage increases linearly with temperature, and when applied across a resistor of known value, the PTAT current can be controlled. Figure 21 shows a first-order BGR circuit implemented using these principles. Combining (6) and (7), the output voltage of the first-order BGR is given by

$$V_{OUT} = V_{BE} + \Delta V_{BE} \frac{R_2}{R_1} \quad (9)$$

Unfortunately, the first-order BGR fails to compensate for the non-linear terms in (6), which means the output will not be perfectly stable across temperature. A variety of techniques have been developed to cancel out the higher-order terms, but one particular approach has been shown to work very well in BiCMOS platforms. This technique, called exponential-curvature compensation, utilizes the exponential temperature dependency of the forward current gain of a bipolar transistor to reduce variation in output voltage across temperature [44]. With the addition of the exponential term, the output voltage is given by

$$V_{OUT} = V_{BE} + \Delta V_{BE} \frac{R_2}{R_1} + \frac{cR_2T}{\beta(T)} \quad (10)$$


where  $\beta(T)$  is the forward current gain (beta) at a given temperature and  $c$  is a circuit design parameter related to the pFET current mirror sizing ratio. The schematic for the BGR with exponential-compensation is shown in Figure 22.



**Figure 22:** Schematic of BGR with exponential compensation.


### **4.3 Voltage Reference Characterization**

In order to establish SiGe as a viable option for high temperature applications, the first-order BGR circuit – also referred to as the “control” BGR – was characterized from room temperature to 300°C. Figure 23 shows the output voltage across temperature. Even though this circuit was in no way optimized for high temperature operation, the output voltage remained flat to 200°C, with a  $\Delta V_{OUT}$  of only 10 mV. Above 200°C, the output voltage rose rapidly, but the BGR remained operational and stable to 300°C.




**Figure 23:** BGR output voltage versus temperature.

Even more promising were the results from two BGR circuits using the exponential-compensation architecture described earlier. With exponential-compensation, the SiGe BGR has been shown to achieve a 49.8 ppm/°C temperature coefficient over a 200°C range, from room temperature to -180°C [45]. Furthermore, the same BGR architecture extends the useful operating temperature up to 225°C ( $\Delta V_{OUT} \approx 13$  mV) and reduces  $V_{OUT}$  from 1.977 V to 1.749 V at 300°C. A third BGR that combined exponential compensation with the transistor level RHBD external n-ring technique to suppress leakage current was also measured. This BGR demonstrated the best high temperature performance, with  $\Delta V_{OUT}$  equal to only 2.2 mV at 200°C and a further reduction in  $V_{OUT}$  at 300°C to 1.479 V. With the simple addition of RHBD n-ring structures, the BGR improves its high temperature performance considerably at a very minor penalty to layout area.




**Figure 24:** Comparison of simulated and measured BGR voltages over temperature.

The successful operation of a voltage reference in a bulk-SiGe platform to such high temperatures is very encouraging; however, the rapid rise in output voltage above 200°C warrants further investigation. If the underlying mechanisms causing this behavior can be identified, then design techniques at the device and circuit level could be explored to extend the useful operating range of bulk-SiGe technology. As previously established, the PBDT resistors used for this circuit behave linearly across the entire temperature range, ruling them out as the cause of the output voltage rise. In Figure 24, the measured values for both  $V_{BE}$  and  $\Delta V_{BE}$ , which represents the generated PTAT current, are linear across temperature, and they show good agreement with Cadence simulations. Unfortunately, those same simulations do not reproduce the behavior of  $V_{OUT}$  above 200°C, complicating matters considerably.



**Figure 25:** Currents flowing out of the control BGR circuit across temperature.

However, the circuit's current draw provides a clue about those underlying causes. Figure 25 shows the rapid rise in both substrate leakage and ground current occurring simultaneously with the  $V_{OUT}$  increase. These currents indicate the collector current in the output stage of the BGR (i.e., the current flowing through  $R_2$ ) is no longer changing linearly with temperature, contributing to the increase in output voltage. Although the impact of substrate leakage was expected at high temperatures, the reason for the rise in current through the ground terminal was difficult to determine without simulation assistance. One hypothesis is a failure of the pFETs to accurately mirror the current from the PTAT generator to the output stage of the BGR, especially when combined with the uneven substrate leakages in  $Q_1$  and  $Q_2$  due to their 1:8 sizing ratio. A second, related possibility is that  $\Delta V_{BE}$  does not accurately represent the PTAT current once substrate leakage in  $Q_2$  becomes significant at temperatures above 200°C.



**Figure 26:** Reliability testing results for SiGe BGRs with exponential compensation.


High temperature applications require circuits that perform to acceptable specifications, but the effort is wasted if the circuits fail prematurely during use. With the BGRs' performance across temperature characterized, the reliability of the BGR with exponential compensation was investigated next. An initial run of approximately 150 hours at  $300^{\circ}\text{C}$  showed minimal to no degradation in  $V_{OUT}$ ; however, there was concern over the suitability of the packaging technique – the PCB approach discussed previously – for long-term expose to such high temperatures. For the second reliability experiment, the ceramic DIP packaging technique was utilized to minimize the likelihood of packaging degradation or failure. After over 250 hours of continuous operation at  $300^{\circ}\text{C}$ , the output of both BGRs had increased by only 0.6%, as shown in Figure 26. The circuits remained powered on for the duration of the test, with data samples collected every 30

seconds, which were then averaged into 1 hour data points for ease of viewing. Common failure mechanisms in high temperature environments, such as electromigration in interconnects or intermetallic voiding of the wirebonds, were not observed [17].


#### **4.4 High Temperature Compensation Technique**

With the functional operation of SiGe BGR circuits demonstrated in environments up to 300°C, the next step was to optimize these circuits to provide more acceptable performance at high temperatures. Based on the results of the previous measurements, the proposed approach to compensating for the rapid rise in  $V_{OUT}$  above 200°C is to shunt the non-linear current in the final stage of the circuit around  $R_2$ . Either a SiGe HBT or Si nFET can serve as the shunting device, with the base or gate terminal, respectively, connected to  $R_2$  such that the transistor does not turn on until the temperature exceeds 200°C and changes in  $V_{OUT}$  occur. Three different shunting configurations were designed for characterization: full, split, and half-bypass.

As shown in Figure 27, the source of the shunting transistor was connected to  $V_{BE}$ , while the gate and drain provide control over the behavior of the circuit. In the full-bypass configuration, both the gate and drain were connected to  $V_{OUT}$ , shunting current around the entire resistor. By moving the gate connection to the mid-point of  $R_2$  in the split-bypass configuration, the transistor would not become active until a higher temperature was reached, allowing for greater control over the compensation circuitry. The final configuration, half-bypass, had the nFET's drain tied to the gate at the resistor's midpoint, which further limited the compensation by only shunting current around a portion of  $R_2$ . A 0.5  $\mu\text{m}$  x 2.5  $\mu\text{m}$  SiGe HBT was also available to test the three configurations experimentally.




**Figure 27:** High temperature compensation network using a transistor connected in (a) full-bypass, (b) split-bypass, and (c) half-bypass configurations.



**Figure 28:** BGR output voltage across temperature with a single bypass nFET connected in various configurations.

#### 4.5 Bypass Compensation Testing

The lack of accurate Cadence simulation capability left experimental verification of the bypass compensation technique as the only available route to determine its effectiveness.



**Figure 29:** BGR output voltage across temperature with a single bypass HBT connected in various configurations.

Figure 28 shows the impact that each of the bypass configurations had on the output of the BGR with exponential compensation and no RHBD. Using the nFET as the bypass transistor, the split configuration showed a slight improvement above 250°C; however, the full configuration had a pronounced effect on  $V_{OUT}$ . In this configuration, the nFET turned on at a much lower temperature – below 150°C – leading to a gradual decrease in output voltage, followed by a stabilization and subsequent increase in  $V_{OUT}$  above 225°C.  $\Delta V_{OUT}$  for the full-bypass configuration was 53 mV up to 275°C, a substantial improvement compared to the original BGR with exponential compensation. These results indicate the bypass transistor can be tuned for improved compensation by choosing the optimal location of the gate connection to  $R_2$ . However, altering the location of the drain connection did not improve performance, and in fact, the half-bypass

configuration actually demonstrated a larger increase in  $V_{OUT}$  compared to the control BGR. The bypass transistor did not turn on until approximately 250°C, and the leakage currents in the transistor at high temperatures must also flow through the upper, non-bypassed half of  $R_2$ , which were the major contributor to the decreased performance.

The bypass compensation technique also demonstrated effectiveness when a SiGe HBT was used in place of an nFET. Shown in Figure 29, the HBT had a stronger impact on output voltage compared to the nFET for all available configurations. The half-bypass configuration showed an improvement over the control, and the split-bypass configuration produced the smallest  $\Delta V_{OUT}$  for either transistor, with a 73 mV variation to 300°C. Furthermore, the HBT in full-bypass shunted too much current, completely overpowering the PTAT current necessary for a stable output above 100°C. The locations of both the base and collector connections play a critical role in determining the effectiveness of the compensation technique, which could allow for better control during optimization.

#### **4.6 Bypass Circuit Optimization**

After demonstrating the functionality of the bypass compensation technique, the next step was to develop a numerical model for designing an optimized bypass network because the simulation tools in Cadence do not accurately model circuit behavior above 200°C. To simplify the optimization model, nFET(s) were chosen as the bypass transistor(s) due to their nature as voltage-controlled devices compared to the current-controlled SiGe HBTs. In addition, only the gate connection of the nFET needed optimization, whereas both base and collector connections of an HBT required it. The current shunted through the bypass transistor,  $I_{BYP}$ , was modeled by


$$I_{BYP}(T, \%_R) = \frac{V_{OUT}'(T) - V_{BE}(T)}{R_2(T)} - \frac{V_{OUT}''(T) - V_{BE}(T)}{R_2(T)} \quad (11)$$

where  $T$  is temperature (in K),  $\%_R$  is the location of the gate connection to the resistor,  $V_{OUT}'$  is the output voltage of the control BGR, and  $V_{OUT}''$  is the output voltage of the BGR for a given gate-resistor tap location. For  $\%_R$ , 1.0 and 0.5 signify full and split configurations, respectively, with a minimum value of zero ( $V_G = V_{BE}$ ).  $V_{OUT}''$  was measured experimentally by connecting the drain of the bypass transistor to  $V_{OUT}$  and sweeping the nFET gate voltage across the range of possible voltages as defined by  $V_{BE}$  and  $V_{OUT}$  for the control BGR at each temperature point.

Moving beyond the basic bypass circuit of a single nFET of a predetermined size, the numerical model also included the ability to use multiple nFETs with different gate connections, and the sizing of each nFET could also be scaled independently. The numerical model used to optimize the bypass compensation circuit design for the smallest variation in output voltage is given by


$$V_{OUT}(T) = V_{OUT}'(T) - n_1 I_{BYP,1}(T, \%_{R1}) R_2(T) - n_2 I_{BYP,2}(T, \%_{R2}) R_2(T) - \dots \quad (12)$$

where  $n$  is the scaling factor for the W/L ratio of each transistor, relative to 10/1. Figure 30 compares the match between the modeled and measured values for  $V_{OUT}$  in both full and split configurations. The output voltage predicted by the model is within 0.7% of the actual amount for both configurations at all temperatures, except for 300°C in the split configuration where there is still less than 3% difference.




**Figure 30:** Measure of fit for numerical optimization model of compensation network with experimental data.

The model was then used to optimize the circuit over a 22°C to 275°C temperature range. When using a single bypass nFET, increasing the W/L ratio improved performance, albeit with diminishing returns. Figure 31 shows the optimal gate connection for various size nFETs, and a minimal predicted  $\Delta V_{OUT}$  of 11.7 mV is obtained with W/L equal to 140/1, or equivalently, a single 10/1 nFET with fourteen fingers. Adding a second nFET to the compensation circuit provided a further improvement in  $\Delta V_{OUT}$  to 7.3 mV, shown in Figure 32 with the predicted output for two single-transistor bypass networks. In both cases, the variation in output voltage generally




**Figure 31:** Optimal transistor sizing and gate connection for single nFET bypass compensation network.




**Figure 32:** Predicted BGR output voltage for single and double bypass nFET compensation networks optimized for 275°C.

followed an inverse relationship to the size of the transistors used, shown in Figure 33 and Figure 34 for the two transistor bypass network.

Additionally, the location of the gate connection ( $\%_R$ ) is worth discussing for the one- and two-transistor bypass networks. For both cases, the “dominant” nFET was connected above split-bypass configuration ( $\%_R \approx 58\%$ ), causing it to turn on at a lower temperature and shunt the majority of the excess current around the resistor. When the second transistor was added, this “supplemental” nFET was connected below split-bypass ( $\%_R \approx 44\%$ ), which means it only shunts current at the very upper end of the temperature range. Also, the size of the dominant transistor was reduced to accommodate the presence of the additional one, but the combined area penalty is substantially larger. Due to the diminishing returns in  $\Delta V_{OUT}$ , adding more bypass transistors is not worth the extra die space.




**Figure 33:** Optimization of  $\Delta V_{OUT}$  from 25°C to 275°C for possible gate-resistor tap locations using two bypass nFETs.




**Figure 34:** Optimal combined W/L sizing ratios using two bypass nFETs ( $n_1 + n_2$ ) for minimum  $\Delta V_{OUT}$  across a temperature range of 25°C to 275°C based on gate connection location.

Using the same procedure for an operating range extending from room temperature to 300°C, the optimal circuit values for  $\Delta V_{OUT}$  of 34.7 mV and 30.7 mV were obtained using one and two bypass nFETs, respectively, shown in Figure 35. However, unlike the optimization for 275°C, the output voltage variation and transistor size showed minimal correlation for 300°C conditions. Rather, the optimal two-transistor design resulted in near-minimal transistor sizing. As with the 275°C optimization analysis, the first nFET was dominant, and in fact shunted an even larger percentage of the current. The dominant nFET was connected much closer to full-bypass configuration than split-bypass ( $\%_R \approx 85\%$ ) for this temperature range, while the second nFET was connected almost identically to the previous range ( $\%_R = 44\%$ ). The greater difference in  $\%_R$  between the



**Figure 35:** Predicted BGR output voltage for single and double bypass nFET compensation networks optimized for 300 $^{\circ}\text{C}$ .



**Figure 36:** Cryogenic performance of SiGe BGR with high-temperature bypass compensation.

two transistors indicates extra nFETs will have even less impact on  $\Delta V_{OUT}$  for higher temperatures.


Because the goal was to design a BGR for ultra-wide temperature range operation, ensuring the bypass compensation does not affect the superior cryogenic performance (derived from the exponential compensation architecture in [44]) is important. The two available hardware configurations with the best performance – nFET in full-bypass and SiGe HBT in split-bypass – were compared to the original BGR with exponential compensation, and the nFET in full-bypass configuration caused no deviation from the control at cryogenic temperatures. The HBT in split-bypass configuration performance was only slightly affected, with a deviation of approximately 3 mV at  $-225^{\circ}\text{C}$ . Based on these results, the bypass compensation technique was verified to have minimal to no effect on cryogenic performance, allowing for operating ranges in excess of  $500^{\circ}\text{C}$ . The SiGe BGR with exponential compensation and nFET in full-bypass configuration achieved a  $\Delta V_{OUT}$  equal to 59.2 mV from  $-225^{\circ}\text{C}$  to  $275^{\circ}\text{C}$ . Furthermore, by combining the predicted output from the high-temperature optimization model with the low temperature measurements,  $\Delta V_{OUT}$ 's of only 7.3 mV and 30.7 mV across temperatures ranges of  $400^{\circ}\text{C}$  and  $500^{\circ}\text{C}$ , respectively, are possible. Table 1 summarizes the performance of the various SiGe BGRs, which to the best of the author's knowledge are believed to be new records for bulk-Si technology platforms.

**Table 1:** Performance of SiGe BGRs across various temperature ranges.

BGR Type	$V_{OUT}$ , 25°C (V)	Temp. Range (°C)	$\Delta V_{OUT}$ (mV)	TC (ppm/°C)
First-order	1.174	25 to 200	9.7	47.2
Exp Comp	1.196	-150 to 200	15.0	35.8
Exp Comp + RHBD	1.187	25 to 200	2.2	10.6
		25 to 225	14.0	59.0
Exp Comp + Split Bypass HBT	1.177	-225 to 300	98.6	159.6
Exp Comp + Full Bypass nFET	1.196	-225 to 275	59.2	98.0
Exp Comp + Bypass nFETs (model)	1.196	-125 to 275	7.3	15.3
		-200 to 300	30.8	51.5

#### 4.7 Temperature Sensor Circuit

The same principles used to design the BGR circuit can also be adapted to create a temperature sensor. Using the same startup circuit and PTAT current generator, the temperature sensor substitutes a PBDT resistor in place of the SiGe HBT and its negative temperature dependence of  $V_{BE}$ , as shown in Figure 24. Three variant output stages were available for measurement. In the first output stage ( $V_{OUT1}$ ), the intercept, which helps determine the room temperature voltage, can be altered by forcing an external current ( $I_{DC}$ ) through an nFET current mirror, while having a minimal effect on the slope of the output voltage. By modifying the pFET sizing ratio in the current mirrors and the value of  $R_2$ , both the slope and offset of the output can be controlled at the design stage, as demonstrated by  $V_{OUT2}$ . Lastly,  $V_{OUT3}$  utilized an on-chip, 25  $\mu$ A current source in place of an external  $I_{DC}$  to control the output voltage offset.




**Figure 37:** Schematic of SiGe temperature sensor circuit with multiple output terminals.

#### 4.8 Temperature Sensor Testing

Similar to the BGR circuit, the temperature sensor behaved linearly up to 200°C, matching the simulated slopes closely while exhibiting a nominal offset of 20 to 40 mV compared to simulation. These results are summarized in Table 2. A minor non-linearity in the slope appeared between 200°C and 225°C, at which point the output voltages began to rise rapidly up to 300°C, shown in Figure 38. Of particular interest, the internal current source associated with  $V_{OUT3}$  proved slightly more effective than the externally-supplied  $I_{DC}$  at suppressing the voltage rise at high temperatures. This effect was likely due to a non-linear increase in the internal current source concurrent with the temperature increase, leading to a larger amount of current being shunted away from the resistor. Conversely, the external current was held constant at 30  $\mu\text{A}$  and did not exhibit any additional temperature compensating properties.


**Table 2:** Measured and simulated SiGe temperature sensor performance up to 200°C.

	Measurement			Simulation	
	Intercept (mV)	Slope (mV/°C)	Correlation, $R^2$	Intercept (mV)	Slope (mV/°C)
$V_{OUT1}, I_{DC} = 0\mu A$	670.4	2.61	0.99902	700.3	2.58
$V_{OUT2}$	504.4	1.96	0.99902	525.2	1.94
$V_{OUT3}$	475.7	2.53	0.99889	502.4	2.51
$V_{OUT1}, I_{DC} = 30\mu A$	427.3	2.57	0.99901	466.4	2.50



**Figure 38:** Temperature sensor output voltage across temperature for various terminals and bias conditions.

When considering the ability of a temperature sensor to accurately measure ambient temperature, a key concern is whether the circuit experiences self-heating. Self-heating occurs when the power dissipated in the circuit causes the local temperature of the die to increase. In a temperature sensor circuit, self-heating can cause a positive feedback action, whereby higher local temperatures force a higher current draw and which in turn causes the substrate temperature to increase again. This phenomenon can be exacerbated in silicon BJTs due to the positive correlation between current gain and temperature; however, a SiGe HBT's current gain varies inversely with temperature, as previously



**Figure 39:** Self-heating of SiGe temperature sensor at various temperatures.

established. Accordingly, a temperature sensor that utilizes SiGe HBTs rather than Si BJTs should be less sensitive to self-heating errors.

To examine any self-heating effects in the temperature sensor, the circuit was allowed to stabilize at each temperature point in an “off” state for a period of at least 10 minutes, at which point the power supply was turned on. Samples at the output of two output stages were collected on each run, and a second temperature sweep was performed later to capture the remaining output configurations. Figure 39 shows the typical self-heating effects, represented by the change in  $V_{OUT3}$  over time, at temperature points ranging from 50°C to 300°C. Below 200°C,  $\Delta V_{OUT}$  was approximately 1 mV, indicating virtually no self-heating occurred. At 200°C and 250°C, the sensor experienced a 5 mV shift in  $V_{OUT}$ ; however, this change introduced an error of only 2°C at the output. Significant self-

heating was present at an ambient temperature of 300°C with  $\Delta V_{OUT}$  an order of magnitude higher at nearly 50 mV. Similar results were observed in the other output stages.

In order to extend the operating temperature range of the sensor, the most obvious solution would be to add a non-linear current source to be forced through  $I_{DC}$  that mimics the excess current across the temperature range; however, the practical design of such a source is non-trivial. Another possibility would be to employ a transistor bypass network similar to that proposed in the previous section. Adding external n-rings to the HBTs would also likely provide enough leakage current suppression to extend the fully linear operating range from 200°C to at least 225°C in the event a slightly higher maximum temperature is needed, perhaps providing sufficient improvement to allow even 250°C operation. Lastly, the self-heating effects above 250°C must be addressed to reach the targeted 300°C ambient environments. Once the operating range is extended to match the BGR, the two circuits can be combined to produce a full analog-to-digital temperature sensor with additional features to refine performance, such as trimming [46].

## **4.9 Summary**

Multiple bandgap-based circuits designed in a bulk SiGe BiCMOS platform were experimentally verified to remain functional in environments with ambient temperatures ranging from room temperature up to 300°C. Several pre-existing device and circuit level design improvements for cryogenic and under-radiation conditions were also shown to improve the performance of SiGe BGRs at high temperatures, and a new compensation technique utilizing a temperature-controlled current shunting method was presented.

This bypass compensation was shown to significantly reduce variations in output voltage at high temperatures. Using a combination of experimental results and numerical analysis, the bypass compensation network can be optimized for a desired temperature range, which predicts new records in voltage reference stability over 400°C and 500°C ranges for any bulk silicon-based process technology. A closely-related temperature sensor circuit was also found to operate ideally up to 200°C, and with minor modifications, could be combined with the proposed BGR to form the basis for an extreme wide range digital temperature sensor.


## CHAPTER V

### AMPLIFIER CIRCUITS

#### **5.1 Introduction**

With two bandgap based SiGe circuits demonstrated capable of handling extreme high temperature ambient conditions, the next step was to move from purely DC circuits to low frequency analog circuits. Fortunately, two such circuits were already available for characterization: an operational amplifier and an output buffer. Many types of operational amplifiers – “opamps” for short – have been developed, as they are used in an extremely wide variety of circuit applications ranging from simple mathematical functions (adders, differentiators, etc.) to high-power or low-noise gain stages to buffering. The opamp chosen for this investigation was designed to operate as the front end of a charge amplifier circuit, which requires the ability to handle large capacitive loads on the order of 10 nF.

Although opamps can be configured to behave as buffer circuits, specially designed buffers can provide superior performance while at the same time require a smaller layout area. In this chapter, an output buffer will also be characterized up to 300°C. This circuit, with its high input and low output impedances, is ideal for driving 50  $\Omega$  loads such as an oscilloscope with several feet of cabling. Both of these circuits had been previously designed as part of a multi-year program supported by NASA to develop a remote electronics unit (REU) for lunar and other extraterrestrial missions. As with the bandgap circuits, neither the opamp nor buffer were optimized for high temperature operating environments.




**Figure 40:** Simplified diagram of a typical charge amplifier circuit used to convert a sensor's input charge into an output voltage.

## 5.2 Operational Amplifier for Large Capacitive Loads

Piezoelectric sensors are a widely used class of sensors that measure pressure, acceleration, strain, or force by converting the desired input into an electrical current. Such sensors are highly desirable for high temperature applications, especially downhole [2]. In order to process the signal from the piezoelectric sensor, a data acquisition system must contain a charge amplifier to convert the incoming charge into a voltage, which is traditionally accomplished through the use of an operational amplifier with a capacitive feedback loop. Charge amplifiers are also useful with other charge-based devices such as photodiodes. Figure 40 depicts the basic structure of a charge amplifier.

To build a charge amplifier, an operational amplifier that is capable of handling the large capacitances in the system must be designed first. Shown in Figure 41, a suitable circuit using an operational transconductance amplifier (OTA) topology was available for characterization [47]. This circuit utilized a pFET differential pair to minimize input currents, which could compromise its sensitivity to small charge variations from the sensor, and because the circuit uses only SiGe HBTs and pFETs, it is inherently more radiation tolerant compared to a design with nFETs. Unfortunately, mismatch






**Figure 42:** Frequency response of opamp with 33 nF load across temperature.

Figure 42 shows the measured frequency response of the opamp from room temperature to 300°C, with passives located outside the test chamber in room temperature conditions. From room temperature up to 250°C, the opamp was fully functional, experiencing minor drops in open loop (DC) gain, -3dB bandwidth ( $f_{3dB}$ ), and unity gain bandwidth. DC gain remained above 55 dB across the temperature range, while -3dB and unity-gain bandwidth stayed above 55 Hz and 60 kHz, respectively. Above 250°C, the open loop gain began to fall off rapidly due to clipping and rising DC offset, and by 300°C, the amplifier was no longer usable in a practical system.

These results also show good agreement with Cadence simulations. In Figure 43, the experimental results match simulation except for a slightly lower DC gain, which is notoriously difficult to measure. The measured bandwidth was actually slightly higher



**Figure 43:** Comparison of simulated and measured frequency response of SiGe opamp at room temperature and 250°C.

compared to simulation. Lastly, the non-linearity observed near 10 kHz is believed to be caused by harmonics and reflections arising from a combination of the PCB packaging approach and parasitic effects between the amplifier and externally-located passives, especially in the feedback network.

In addition to the bandwidth of the amplifier, several other important parameters were characterized up to 300°C, although the results from room temperature to 250°C are presented here due to previously mentioned degradation above 250°C. The DC offset voltage for the opamp, measured at the output by grounding both input terminals through 100  $\Omega$  resistors, adding a 1 k $\Omega$  feedback resistor, and dividing out the gain factor (10), was significantly higher than anticipated, with values ranging from 5.93 mV at 25°C to

**Table 3.** Measured and simulated figures of merit for the SiGe operational amplifier.


Parameter	Measurement		Simulation		Unit
	25°C	250°C	25°C	250°C	
3dB Bandwidth, $f_{3dB}$	58	76	40	42	Hz
Open-loop Unity Gain Bandwidth	77	60	63	48	kHz
Open-loop (DC) Gain	61.0	55.3	64.1	61.1	dB
DC Offset (Gain = 10)	5.93	8.77	5.57	8.41	mV
Positive Slew Rate	42.3	46.5	47.5	45.4	kV/s
Negative Slew Rate	-51.1	-53.0	-51.5	-51.5	kV/s
Quiescent Current ( $V_{IN} = 1.65$ V)	1432	1684	940	995	$\mu$ A
Power Consumption ( $V_{IN} = 1.65$ V)	4.73	5.56	3.10	3.28	mW
Maximum $V_{OUT}$ ( $V_{IN} = V_{DD}$ )	2.63	2.83	2.62	2.86	V

8.77 mV at 250°C. However, using alternate simulation approaches not feasible for experimental characterization, DC offset was predicted to be on the order of 1 mV.

The slew rate of the amplifier, which is the maximum rate of change in the output voltage for all possible input signals, actually improved slightly with increasing temperature – a welcome sign. Furthermore, the quiescent current (Q-current) drifted only slightly higher with temperature, and accordingly, the power consumption of the amplifier remained near 5 mW. Shown in Table 3, all measurements agreed with simulation for the most part. Of final note, all measurements were taken with a 33 nF capacitive load at the output of the amplifier.

### **5.3 Low-Impedance Output Buffer**

Many amplifiers designed for integrated systems lack the ability to drive low-impedance loads, necessitating the addition of an output buffer. In addition to a low output impedance, these buffer circuits offer a high input impedance and an inherent unity gain, and Figure 44a provides a high-level block diagram example of an output buffer with




**Figure 44:** Output buffer circuit shown in (a) block diagram and (b) full circuit topology.

these characteristics. An emitter follower is the most basic topology for an output buffer; however, it exhibits undesirable DC gain behavior and signal distortion due to changes in transconductance during large signal swing. Shown in Figure 44b is a realized output buffer circuit using a “pony-amp” architecture with shunt-feedback at the output reduces the sensitivity inherent in emitter follower topologies [47]. This circuit was designed with a  $50\ \Omega$  oscilloscope load in mind.

In addition to the standard supply voltage, the output buffer also required a  $100\ \mu\text{A}$  bias current, which could be provided from an external supply. Alternatively, an on-chip current source, based on the bandgap reference described earlier, was available. The voltage applied to a MOSFET switch determined whether the internal supply was used.


For this relatively simple circuit, the most important indicator of performance is the ability to generate a one-to-one match between the input and output signals across the widest possible input range. The DC transfer characteristic captures this fundamental performance metric, and the experimental results across temperature are shown in



**Figure 45:** DC transfer characteristic for output buffer across temperature with 3.3V  $V_{DD}$ , 50  $\Omega$  load, 100  $\mu$ A current source supplied (a) externally and (b) internally.

Figure 45a and Figure 45b for external and internal bias current, respectively. Impressively, neither configuration experienced a change in behavior between room temperature and 300°C; furthermore, there were no stress-related effects on the circuit after short-term exposure to 300°C, also shown in Figure 45b. These results also indicate the internal current source functioned properly. The continued lack of damage due to short-term exposure in SiGe circuits is very encouraging.

The minimum and maximum output voltages in Figure 45 were also largely temperature independent. For a grounded input,  $V_{OUT}$  remains well below 100 mV, and the maximum  $V_{OUT}$  remains just above 2.1 V across the entire temperature range. Input leakage currents do increase from 1.8  $\mu$ A to 7.4  $\mu$ A, but these levels are still acceptable for a high input impedance circuit. From a power consumption standpoint, the buffer requires 151 mW to drive a 50  $\Omega$  load with the input at mid-rail; however, less than a third of the power was consumed (45 mW) with no load attached (high-Z output). Both



**Figure 46:** System-limited frequency response of SiGe output buffer across temperature using on-die 100  $\mu$ A current source.

load conditions showed in little to no variation in power consumption with respect to temperature. Finally, the onboard current source, which drew only 12.1 mW at 25°C, required only 1 mW of additional power at 300°C.

With excellent DC characteristics over temperature established, the next step was to examine the AC performance. Simulations predicted a -3dB bandwidth on the order of several hundred MHz, but unfortunately, the high temperature station's measurement capabilities were limited to approximately 10 MHz, as described in Chapter 3. With this limitation in mind, the frequency response of the output buffer is shown in Figure 46, confirming that the circuit functioned as expected over the system-limited range. The circuit did demonstrate a minor 0.1 dB decrease in gain at 300°C which was not present in the DC characteristics.

**Table 4:** Measured and simulated figures of merit for SiGe output buffer with 3.3 V  $V_{DD}$ , internal 100  $\mu$ A current source, and 50  $\Omega$  load unless otherwise specified.

Parameter	Measurement		Simulation		Unit
	25°C	300°C	25°C	300°C	
3dB Bandwidth, $f_{3dB}$	> 40	> 40	432	175	MHz
Q Current ( $V_{IN} = 1.65V$ )	45.8	48.0	46.7	46.3	mA
Q Current ( $V_{IN} = 1.65V$ , No load)	13.8	16.4	14.0	13.9	mA
Input Current ( $V_{IN} = 1.65V$ )	1.8	7.4	0.9	38.6	$\mu$ A
Int. 100 $\mu$ A Source Power Consumption	12.1	13.1	1.5	1.6	mW
$V_{OUT,MIN}$	44	79	39	63	mV
$V_{OUT,MAX}$	2.14	2.12	2.17	2.13	V
$V_{OUT,MAX}$ (No load)	2.40	2.74	2.41	2.72	V

Finally, an attempt to measure the step response of the output buffer was made; however, the limitations on test system bandwidth again proved to be a problem. According to Cadence simulation, settle times were on the order of several nanoseconds – well beyond the experimental capabilities of the high temperature system. These results should not be a problem except for circuits that are pushing the upper limits of the buffer’s frequency range. Both the DC and AC figures of merit are summarized in Table 4 for the output buffer with a 3.3 V power supply ( $V_{DD}$ ).

In addition to the standard 3.3 V power supply specified for the SiGe BiCMOS technology under investigation, the output buffer circuit could be overdriven to accept a higher range of input signals by applying a 5 V supply. The maximum output voltage was extended beyond 3.3 V across the 300°C temperature range, and as expected, the power consumed increased proportionally for a mid-rail input. Simulation and measurement results for the primary figures of merit were in good agreement, summarized in Table 5. Further work to establish the reliability with a 5 V supply should be undertaken in order to fully qualify the output buffer under these conditions.

**Table 5:** Measured and simulated figures of merit for SiGe output buffer with 5 V  $V_{DD}$ , internal 100  $\mu$ A current source, and 50  $\Omega$  load unless otherwise specified.

Parameter	Measurement		Simulation		Unit
	25°C	300°C	25°C	300°C	
Q Current ( $V_{IN} = 2.5V$ )	62.6	64.9	64.0	63.5	mA
Q Current ( $V_{IN} = 2.5V$ , No load)	13.9	16.6	14.4	14.1	mA
Input Current ( $V_{IN} = 2.5V$ )	-26.3	-16.6	-53.9	5.9	$\mu$ A
$V_{OUT,MIN}$	83	144	48	75	mV
$V_{OUT,MAX}$	3.57	3.45	3.70	3.60	V
$V_{OUT,MAX}$ (No load)	4.09	4.43	4.11	4.40	V

## 5.4 Summary

Two classes of existing SiGe amplifier circuits have been shown to operate at very usable performance levels in high temperature environments. An OTA designed for use in a charge amplifier circuit performed well up to 250°C, while an output buffer for driving low-impedance loads experienced no virtually no degradation across the entire 300°C range. In order to extend the usable operating range of the opamp to match the buffer and BGR circuits, one possible approach would be to add RHBD external n-rings to the SiGe HBTs. Another potential solution to reduce offset would be to cascode the SiGe HBTs in the output stage with nFETs to shield the collectors from voltage mismatch [47]. In addition to the high temperature performance of these circuits, the simulation of their cryogenic capabilities suggests both of these circuits can be utilized at temperatures down to -180°C, if not lower. These results lend further support to the case for SiGe technology as suitable for ultra-wide temperature range applications.

## CHAPTER VI


### CONCLUSION

This work has described the development of a robust packaging approach and test system to enable characterization of devices and circuits in ambient temperatures from 25°C to 300°C. Using this test system, a first generation SiGe BiCMOS technology has been shown to perform acceptably up to 300°C, providing a cost-effective competitor for traditional high temperature electronics platforms such as SOI and SiC. For the first time ever, four types of circuits developed using SiGe HBTs (bandgap voltage reference, temperature sensor, operational amplifier, and output buffer) have also been characterized for use in high temperature environments, highlighted by the design of a novel BGR compensation technique to enable a 500°C operating range.

#### **6.1 Future Work**

The promising results presented here suggest a number of interesting opportunities for future research. Of immediate interest would be to optimize the temperature sensor and opamp circuits for high temperature environments to match the 300°C upper limit achieved by the BGR and output buffer. These components represent key building blocks of a new remote electronics unit (REU) for health monitoring and data acquisition being developed for NASA using SiGe technology. Shown in Figure 47, the additional circuit elements of the analog remote sensor interface (RSI) are also prime candidates for high temperature characterization and optimization, especially the improved operational amplifier described in [48]. Additional reliability testing would also be a useful pursuit. Finally, characterization of more recent generation SiGe BiCMOS technology nodes with

higher speed transistors is underway, as well as a study comparing bulk-SiGe and SiGe-on-insulator (SGOI) technology platforms.



**Figure 47:** Overview of remote sensor interface (RSI) for extreme environments including components shown in this work to operate above 200°C.

## REFERENCES

- [1] M. A. HUQUE, B. J. BLALOCK, C. SU, R. VIJAYARAGHAVAN, S. K. ISLAM, and L. M. TOLBERT, "SOI-Based Integrated Circuits for High-Temperature Applications," *2008 International Conference on High Temperature Electronics (HiTEC)*, Albuquerque, NM, 2008, pp. 10-16.
- [2] R. K. TRAEGER and P. C. LYSNE, "High Temperature Electronics Applications in Well Logging," *IEEE Trans. on Nuclear Science*, vol. 35, no 1, pp. 852-854, Feb. 1988.
- [3] I. S. MEHDI, A. E. BROCKSCHMIDT, and K. J. KARIMI, "A Case for High Temperature Electronics for Aerospace," *2006 International Conference on High Temperature Electronics (HiTEC)*, Santa Fe, NM, 2006.
- [4] L. DEL CASTILLO, Y. CHEN, N. ARANKI, C. ASSAD, M. MAZZOLA, M. MOJARRADI, and E. KOLAWA, "Reliability Assessment of High Temperature Electronics and Packaging Technologies for NASA Missions," *2008 International Conference on High Temperature Electronics (HiTEC)*, Albuquerque, NM, 2008, pp. 10-16.
- [5] E. KOLAWA, M. MOJARRADI, and T. BALINT, "Applications of High Temperature Electronics in Space Exploration," *2006 International Conference on High Temperature Electronics (HiTEC)*, Santa Fe, NM, 2006.
- [6] B. W. OHME, T. B. LUCKING, G. R. GARDNER, E. E. VOGT, and J. C. TSANG, "High Temperature 0.8 Micron 5V SOI CMOS for Analog/Mixed Signal Applications," *2004 International Conference on High Temperature Electronics (HiTEC)*, Santa Fe, NM, 2004.
- [7] C. HUTCHENS, N. KAYATHI, S. MORRIS, and C. LIU, "High Temperature Silicon on Sapphire (SOS) Analog Circuit Design Techniques and Building Blocks," *2006 International Conference on High Temperature Electronics (HiTEC)*, Santa Fe, NM, 2006.

- [8] J. WÜRFL, "Recent Advances in GaAs Devices for Use at High Temperatures," *High-Temperature Electronic Materials, Devices and Sensors Conference*, San Diego, CA, 1998, pp. 106-116.
- [9] R. C. CLARKE, C. D. BRANDT, S. SRIRAM, R. R. SIERGIEJ, A. W. MORSE, A. K. AGARWAL, L. S. CHEN, V. BALAKRISHNA, and A. A. BURK, "Recent Advances in High Temperature, High Frequency SiC Devices," *High-Temperature Electronic Materials, Devices and Sensors Conference*, San Diego, CA, 1998, pp. 18-28.
- [10] M. A. HUQUE, S. K. ISLAM, and P. T. KURUGANTI, "Towards Fully Integrated High Temperature Wireless Sensors Using GaN-based HEMT Devices," *51st Midwest Symposium on Circuits and Systems (MWSCAS)*, Knoxville, TN, 2008, pp. 582-585.
- [11] R. KRITHIVASAN, Y. LU, J. D. CRESSLER, J.S. RIEH, M. H. KHATER, D. AHLGREN, and G. FREEMAN, "Half-Terahertz Operation of SiGe HBTs," *IEEE Electron Device Letters*, vol. 27, no. 7, pp. 567-569, Jul. 2006.
- [12] J. D. CRESSLER, "On the Potential of SiGe HBTs for Extreme Environment Electronics," *Proceedings of the IEEE*, vol. 93, no. 9, pp. 1559-1582, Sep. 2006.
- [13] J. D. CRESSLER, "SiGe HBT Reliability Issues Associated with Operation in Extreme Environments," *2006 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, San Diego, CA, 2006, pp. 3-7.
- [14] C. ZHU, C. GRENS, E. ZHAO, A. AHMED, J. D. CRESSLER, and A. J. JOSEPH, "Assessing Reliability Issues in Cryogenically-Operated SiGe HBTs," *Bipolar/BiCMOS Circuits and Technology Meeting (BCTM)*, Santa Barbara, CA, 2005, pp. 41-44.
- [15] J. D. CRESSLER, *Silicon Heterostructure Handbook: Materials, Fabrication, Devices, Circuits, and Applications of SiGe and Si Strained-Layer Epitaxy*, CRC, Boca Raton, FL, 2006.

- [16] K. A. MOEN, "Modeling of Minority Carrier Recombination and Resistivity in SiGe BiCMOS Technology for Extreme Environment Applications," M.S. Thesis, Dept. of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, 2008.
- [17] P. MCCLUSKEY, R. R. GRZYBOWSKI, L. CONDRA, D. DAS, J. FINK, J. JORDAN, and T. TORRI, "Reliability Concerns in High Temperature Electronic Systems", *High-Temperature Electronic Materials, Devices and Sensors Conference*, San Diego, CA, Feb. 22-27, pp. 199-206, 1998.
- [18] R. R. GRZYBOWSKI, "Advances in Electronic Packaging Technologies to Temperatures as High as 500°C", *High-Temperature Electronic Materials, Devices and Sensors Conference*, San Diego, CA, Feb. 22-27, pp. 207-215, 1998.
- [19] L. Y. CHEN, D. SPRY, and P. G. NEUDECK, "Demonstration of 500°C AC Amplifier Based on SiC MESFET and Ceramic Packaging", *2006 International Conference on High Temperature Electronics (HiTEC)*, Santa Fe, NM, May 15-18, 2006.
- [20] M. WATTS, "Life Testing of High Temperature Electronic Circuits for Downhole", *2004 International Conference on High Temperature Electronics (HiTEC)*, Santa Fe, NM, May 17-20, 2004.
- [21] Z. D. SCHWARTZ, A. N. DOWNEY, S. A. ALTEROVITZ, and G. E. PONCHAK, "High-Temperature RF Probe Station for Device Characterization Through 500°C and 50 GHz," *IEEE Trans. on Instrumentation and Measurement*, vol. 54, no. 1, pp. 369-376, Feb. 2005.
- [22] ADVANCED RESEARCH SYSTEMS, INC., "Selecting a Closed Cycle Cryostat," Oct. 2001.  
<http://www.schoonoverinc.com/PDFs/Selecting%20a%20Closed%20Cycle%20Cryostat.PDF>.

- [23] DELTA DESIGN, INC., “Delta Design 9000 Series Environmental Test Chambers,” Feb. 2010. <http://www.deltad.com/assets/pdfs/Delta%20Chambers%20brochure.pdf>.
- [24] VISHAY MICRO-MEASUREMENTS, “Wire, Cable, and Accessories,” Nov. 2007. <http://www.vishay.com/docs/11024/wirecab.pdf>
- [25] Rogers Corporation, “RO4000<sup>®</sup> Series High Frequency Circuit Materials Data Sheet,” Nov. 2007. <http://www.rogerscorp.com/documents/726/acm/RO4000-Laminates---data-sheet-and-fabrication-guidelines-RO4003C-RO4350B.aspx>
- [26] VISHAY MICRO-MEASUREMENTS, “Application Note TT-602: Silver Soldering Technique for Attachment of Leads to Strain Gauges,” Aug. 2007. <http://www.vishay.com/docs/11082/tt602.pdf>.
- [27] CORNING, INC., “Macor<sup>®</sup> Technical Specification,” Feb. 2010. <http://www.corning.com/docs/specialtymaterials/pisheets/Macor.pdf>
- [28] D. B. THOMAS, J. D. CRESSLER, L. NAJAFIZADEH, S. PHILIPS, R. W. JOHNSON, L. PELTZ, E. WILCOX, AND K. MOEN, “Performance and Reliability of SiGe Devices and Circuits for High-Temperature Applications,” *2009 International Conference and Exhibition on High Temperature Electronics Network (HiTEN)*, Oxford, UK, 2009, pp. 49-56.
- [29] T. CHEN, W. L. KUO, E. ZHAO, Q. LIANG, Z. JIN, J. D. CRESSLER, and A. J. JOSEPH, “On the High-Temperature (to 300°C) Characteristics of SiGe HBTs,” *IEEE Trans. on Electron Devices*, vol. 51, no. 11, pp. 1825-1832, Nov. 2004.
- [30] M. BELLINI, J. D. CRESSLER, and J. CAI, “Assessing the High-Temperature Capabilities of SiGe HBTs Fabricated on CMOS-compatible Thin-film SOI,” *IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM)*, Boston, MA, 2007, pp 234-237.
- [31] A. K. SUTTON, M. BELLINI, J. D. CRESSLER, J. A. PELLISH, R. A. REED, P. W. MARSHALL, G. NIU, G. VIZKELETHY, M. TUROWSKI, AND A. RAMAN, “An

Evaluation of Transistor-Layout RHBD Techniques for SEE Mitigation in SiGe HBTs,” *IEEE Trans. on Nuclear Science*, vol. 54, no. 6, pp. 2044-2052, Dec. 2007.

- [32] R. F. PIERRET, *Semiconductor Device Fundamentals*, Addison-Wesley Publishing Company, Reading, MA, 1996.
- [33] F. P. MCCLUSKY, R. GRZYBOFSKY, and T. PODLESIAK, *High Temperature Electronics*, CRC, Boca Raton, FL, 1997.
- [34] V. DESSARD, G. PICUN, P DELATTE, AND L. DEMEUS, “High Temperature SOI Voltage Reference, Voltage Regulator and Xtal Oscillator Driver Specified up to 225°C and Functional Above 300°C,” *2004 International Conference on High Temperature Electronics (HiTEC)*, Santa Fe, NM, 2004.
- [35] H. L. SNYDER, “A High Temperature Silicon Carbide Based Voltage Reference for Operation from -55°C to +350°C,” *2006 International Conference on High Temperature Electronics (HiTEC)*, Santa Fe, NM, 2006.
- [36] S. ADRIAENSENS, V. DESSARD, AND D. FLANDRE, “A bandgap circuit operating up to 300°C using lateral bipolar transistors in thin-film CMOS-SOI technology,” *The 3<sup>rd</sup> European Conference on High Temperature Electronics (HiTEN)*, Berlin, Germany, 1999, pp. 49-51.
- [37] J. P. EGGERMONT, V. DESSARD, A. VANDOOREN, D. FLANDRE, AND J. P. COLINGE, “SOI Current and Voltage Reference Sources for Applications up to 300°C,” *4<sup>th</sup> International High Temperature Electronics Conference (HiTEC)*, Albuquerque, NM, 1998, pp. 55-59.
- [38] B. W. OHME AND M. R. LARSON, “An SOI Precision Reference and Bias Circuitry for Operation to 250°C,” *2006 International Conference on High Temperature Electronics (HiTEC)*, Santa Fe, NM, 2006.

- [39] P. W. MOODY, "Performance of a Diode-Based Bandgap Reference Circuit," *2009 International Conference and Exhibition on High Temperature Electronics Network (HiTEN)*, Oxford, UK, 2009, pp. 91-95.
- [40] R. J. WIDLAR, "New Developments in IC Regulators," *IEEE Journal of Solid-State Circuits*, vol. 6, no. 1, pp. 2-7, Feb. 1971.
- [41] Y. P. TSIVIDIS, "Accurate Analysis of Temperature Effects in  $I_C$ - $V_{BE}$  Characteristics with Applications to Bandgap Reference Sources," *IEEE Journal of Solid-State Circuits*, vol. 15, no. 6, pp. 1076-1084, Dec. 1980.
- [42] S. L. SALMON, J. D. CRESSLER, R. C. JAEGER, and D. L. HARAME, "The Influence of Ge Grading on the Bias and Temperature Characteristics of SiGe HBTs for Precision Analog Circuits," *IEEE Trans. on Electron Devices*, vol. 47, no. 2, Feb. 2000.
- [43] M. DEGRAUWE, O. LEUTHOLD, E. VITTOZ, H. OGUEY, AND A. DESCOMBES, "CMOS Voltage References Using Lateral Bipolar Transistors," *IEEE Journal of Solid State Circuits*, vol. SC-20, no. 6, pp. 1151-1157, Dec. 1985.
- [44] I. LEE, G. KIM, AND W. KIM, "Exponential Curvature-Compensated BiCMOS Bandgap References," *IEEE Journal of Solid-State Circuits*, vol. 29, no. 11, pp. 1396-1403, Nov. 1994.
- [45] L. NAJAFIZADEH, C. ZHU, R. KRITHIVASAN, J. D. CRESSLER, Y. CUI, G. NIU, S. CHEN, C. ULAGANATHAN, B. J. BLALOCK, AND A. J. JOSEPH, "SiGe BiCMOS Precision Voltage References for Extreme Temperature Range Electronics," *IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM)*, Maastricht, Netherlands, 2006, pp. 1-4.
- [46] M. PERTIJS, K. MAKINWA, AND J. JUIJSING, "A CMOS Smart Temperature Sensor With a  $3\sigma$  inaccuracy of  $\pm 0.1^\circ\text{C}$  From  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ ," *IEEE Journal of Solid State Circuits*, vol. 40, no. 12, Dec. 2005.

- [47] S. FINN, "Interface Circuit Designs for Extreme Environments Using SiGe BiCMOS Technology," M.S. Thesis, Dept. of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, 2008.
- [48] R. M. DIESTELHORST, S. FINN, L. NAJAFIZADEH, D. MA, P. XI, C. ULAGANATHAN, J. D. CRESSLER, B. BLALOCK, F. DAI, A. MANTOOTH, L. DEL CASTILLO, M. MOJARRADI, and R. BERGER, "A monolithic, wide-temperature, charge amplification channel for piezoelectric sensing applications in extreme environments," *IEEE Aerospace Conference*, Mar. 2010.