Micro-scheduling and its interaction with
cache partitioning
Author(s)
Choudhary, Dhruv
Advisor(s)
Yalamanchili, Sudhakar
Editor(s)
Collections
Supplementary to:
Permanent Link
Abstract
The thesis explores the sources of energy inefficiency in asymmetric multi- core architectures where energy efficiency is measured by the energy-delay squared product. The insights gathered from this study drive the development of optimized thread scheduling and coordinated cache management strategies in an important class of asymmetric shared memory architectures. The proposed techniques are founded on well known mathematical optimization techniques yet are lightweight enough to be implemented in practical systems.
Sponsor
Date
2011-07-05
Extent
Resource Type
Text
Resource Subtype
Thesis