A broadband passive delay line structure in 0.18 micron CMOS for a gigabit feed forward equalizer
Loading...
Author(s)
Chandramouli, Soumya
Advisor(s)
Laskar, Joy
Editor(s)
Collections
Supplementary to:
Permanent Link
Abstract
This project focusses on the design of a high speed passive delay line for use in a Feed Forward Equalizer (FFE). The FFE is used to equalize a 20 Gbp/s throughput PAM-4 signal after transmission through a 20-inch FR4 backplane channel. Inductor electromagnetic simulations are used to design an inductor for use in the passive delay line and a lumped element inductor model is presented. Measurement results show performance of the delay line at 10 GSym/s.
Sponsor
Date
2004-11-01
Extent
3093966 bytes
Resource Type
Text
Resource Subtype
Thesis