Technologies for Estimating Remaining Life of Integrated Circuits Using On-Chip Memory
Loading...
Author(s)
Advisor(s)
Editor(s)
Collections
Supplementary to:
Permanent Link
Abstract
Methods and systems have been proposed to estimate the remaining lifetime of an electronic integrated circuit that incorporates error-correcting code memory by using the failed memory bits as an indicator for the remaining lifetime of the circuit. The number of failed memory bits correlates with the remaining lifetime of the circuit, but varies as a function of wearout mechanism and use conditions. The methodology incorporates algorithms and test patterns to diagnose the cause of memory cell failure. By linking the failed bits to the wearout mechanism and by using lifetime simulation, the remaining lifetime of the circuit is estimated.
Sponsor
Date
5/28/2019