Design and prototyping of temperature resilient clock distribution networks
Author(s)
Natu, Nitish Umesh
Advisor(s)
Editor(s)
Collections
Supplementary to:
Permanent Link
Abstract
Clock Distribution Networks play a vital role in performance and reliability of a system. However, temperature gradients observed in 3D ICs hamper the functionality of CDNs in terms of varying skew and propagation delay. This thesis presents two compensation techniques, Adaptive Voltage and Controllable Delay, to overcome these problems. The compensation methods are validated using a FPGA-based test vehicle. Modification in traditional buffer design are also presented and the performance as well as the area and power overhead of both the implementations is compared.
Sponsor
Date
2014-02-21
Extent
Resource Type
Text
Resource Subtype
Thesis