Title:
Storage Management for Embedded SIMD Processors

Simple item page
dc.contributor.advisor Wills, D. Scott
dc.contributor.advisor Wills, Linda M.
dc.contributor.author Ryu, Soojung en_US
dc.contributor.committeeMember Blough, Douglas M.
dc.contributor.committeeMember Heck, Bonnie S.
dc.contributor.committeeMember Yalamanchili, Sudhakar
dc.contributor.committeeMember Zegura, Ellen W.
dc.contributor.department Electrical and Computer Engineering en_US
dc.date.accessioned 2005-03-03T21:43:17Z
dc.date.available 2005-03-03T21:43:17Z
dc.date.issued 2003-12-17 en_US
dc.description.abstract SIMD parallelism offers a high performance and efficient execution approach for today's broad range of portable multimedia consumer products. However, new methods are needed to meet the complex demands of high performance, embedded systems. This research explores new storage management techniques for this focused but critical application. These techniques include memory design exploration based on the application retargeting technique, storage-based systolic instruction broadcast, and systolic virtual memory to improve both the performance and efficiency of embedded SIMD systems. For an efficient storage usage by memory design space exploration in embedded SIMD systems, an analysis method for assessing storage needs and costs of a given application automatically retargeted across a spectrum of storage configuration designs was developed. Using this technique, a SIMD processing element achieves optimal area and energy efficiency with a register file containing between 8 and 12 words for given workload. This configuration is between 15% and 25% more area and energy efficient than other memory configurations being considered. Systolic instruction broadcast is a high performance and area efficient instruction broadcasting scheme with short-wire interconnects by eliminating of wire latency bottleneck found in global instruction broadcast. Three implementation methods are defined and evaluated - software method, 2-write port register file method, and bypass method. In our evaluations, due to the system's short clock cycle time and scheduler, a speedup in system performance of up to 7.5 can be achieved by the year 2010. In addition, speedup of area efficiency also can be achieved up to 7.2 for a given workload. The ability of minimizing off-chip memory access latency while maximizing access frequency by scheduling techniques along with data prefetch techniques in systolic virtual memory mechanism was evaluated using our SIMD-systolic architecture simulator. Results show that, systolic virtual off-chip memory with shared address space can achieve over 50% higher area efficiency than that of an on-chip only system for a matrix multiplication application. en_US
dc.description.degree Ph.D. en_US
dc.format.extent 1759293 bytes
dc.format.mimetype application/pdf
dc.identifier.uri http://hdl.handle.net/1853/5122
dc.language.iso en_US
dc.publisher Georgia Institute of Technology en_US
dc.subject Storage management en_US
dc.subject SIMD architectures
dc.subject Embedded systems
dc.subject.lcsh Embedded computer systems en_US
dc.subject.lcsh Memory management (Computer science) en_US
dc.title Storage Management for Embedded SIMD Processors en_US
dc.type Text
dc.type.genre Dissertation
dspace.entity.type Publication
local.contributor.advisor Wills, Linda M.
local.contributor.corporatename School of Electrical and Computer Engineering
local.contributor.corporatename College of Engineering
relation.isAdvisorOfPublication c965b932-6dbb-46d3-8e30-6d7809f2f9b6
relation.isOrgUnitOfPublication 5b7adef2-447c-4270-b9fc-846bd76f80f2
relation.isOrgUnitOfPublication 7c022d60-21d5-497c-b552-95e489a06569
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
ryu_soojung_200405_phd.pdf
Size:
1.68 MB
Format:
Adobe Portable Document Format
Description:
Download
Collections
Theses and Dissertations