Title:
Towards the Issues in Architectural Support for Protection of Software Execution
Towards the Issues in Architectural Support for Protection of Software Execution
| dc.contributor.author | Shi, Weidong | |
| dc.contributor.author | Lee, Hsien-Hsin Sean | |
| dc.contributor.author | Lu, Chenghuai | |
| dc.contributor.author | Ghosh, Mrinmoy | |
| dc.date.accessioned | 2005-03-02T21:23:02Z | |
| dc.date.available | 2005-03-02T21:23:02Z | |
| dc.date.issued | 2004 | |
| dc.description.abstract | Recently, there is a growing interest in the research community to employ tamper-resistant processors for software protection. Many of these proposed systems rely on a specially tailored secure processor to prevent 1) illegal software duplication, 2) unauthorized software modification, and 3) unauthorized software reverse engineering. Most of these works primarily focus on the feasibility demonstration and design details rather than trying to elucidate many fundamental issues that are either ``elusive'' or ``confusing'' to the architecture researchers. Furthermore, many proposed systems have been built on assumptions whose security implications have not been well studied or understood. Instead of proposing yet another new secure architecture model, in this paper, we will try to answer some of these fundamental questions with respect to using hardware-based cryptography for protecting software execution. Those issues include, 1) Is hardware cryptography necessary? 2) Is per-process single cryptography key enough to provide the flexibility, inter-operability, and compatibility required by today's complex software system? 3) Is OTP (one-time-pad) in combination with ``lazy" authentication secure enough to protect software confidentiality? 4) Is there way to protect software integrity using less hardware resource? Finally, the paper defines the difference between off-line and on-line attacks and presents a very low overhead security enhancement technique that can improve protection on software integrity over on-line attacks by several magnitudes. | en |
| dc.format.extent | 192634 bytes | |
| dc.format.mimetype | application/pdf | |
| dc.identifier.uri | http://hdl.handle.net/1853/4949 | |
| dc.language.iso | en_US | |
| dc.publisher | Georgia Institute of Technology | en |
| dc.relation.ispartofseries | CERCS;GIT-CERCS-04-29 | |
| dc.subject | Software protection | en |
| dc.subject | Tamper-resistant processors | en |
| dc.subject | Secure processors | en |
| dc.subject | Hardware-based cryptography | en |
| dc.subject | Software confidentiality | en |
| dc.subject | Security enhancement | en |
| dc.title | Towards the Issues in Architectural Support for Protection of Software Execution | en |
| dc.type | Text | |
| dc.type.genre | Technical Report | |
| dspace.entity.type | Publication | |
| local.contributor.corporatename | Center for Experimental Research in Computer Systems | |
| local.relation.ispartofseries | CERCS Technical Report Series | |
| relation.isOrgUnitOfPublication | 1dd858c0-be27-47fd-873d-208407cf0794 | |
| relation.isSeriesOfPublication | bc21f6b3-4b86-4b92-8b66-d65d59e12c54 |