Analysis of interconnect yield for a high throughput flip chip assembly process

Loading...
Thumbnail Image
Author(s)
McGovern, Lawrence P.
Advisor(s)
Baldwin, Daniel F.
Editor(s)
Associated Organization(s)
Supplementary to:
Abstract
Sponsor
Date
1998-12
Extent
Resource Type
Text
Resource Subtype
Thesis
Rights Statement
Access restricted to authorized Georgia Tech users only.
Rights URI