Title:
Electronic Dispersion Compensation For Interleaved A/D Converters in a Standard Cell ASIC Process

dc.contributor.advisor Williams, Douglas B.
dc.contributor.author Clark, Matthew David en_US
dc.contributor.committeeMember Feamster, Nick
dc.contributor.committeeMember Hughes, Joseph
dc.contributor.committeeMember Peatman, John
dc.contributor.committeeMember Richards, Mark
dc.contributor.department Electrical and Computer Engineering en_US
dc.date.accessioned 2007-08-16T17:56:08Z
dc.date.available 2007-08-16T17:56:08Z
dc.date.issued 2007-06-25 en_US
dc.description.abstract The IEEE 802.3aq standard recommends a multi-tap decision feedback equalizer be implemented to remove inter-symbol interference and additive system noise from data transmitted over a 10 Gigabit per Second (10 Gbps) multi-mode fiber-optic link (MMF). The recommended implementation produces a design in an analog process. This design process is difficult, time consuming, and is expensive to modify if first pass silicon success is not achieved. Performing the majority of the design in a well-characterized digital process with stable, evolutionary tools reduces the technical risk. ASIC design rule checking is more predictable than custom tools flows and produces regular, repeatable results. Register Transfer Language (RTL) changes can also be relatively quickly implemented when compared to the custom flow. However, standard cell methodologies are expected to achieve clock rates of roughly one-tenth of the corresponding analog process. The architecture and design for a parallel linear equalizer and decision feedback equalizer are presented. The presented design demonstrates an RTL implementation of 10 GHz filters operating in parallel at 625 MHz. The performance of the filters is characterized by testing the design against a set of 324 reference channels. The results are compared against the IEEE standard group s recommended implementation. The linear equalizer design of 20 taps equalizes 88 % of the reference channels. The decision feedback equalizer design of 20 forward and 1 reverse tap equalizes 93 % of the reference channels. Analysis of the unequalized channels in performed, and areas for continuing research are presented. en_US
dc.description.degree Ph.D. en_US
dc.identifier.uri http://hdl.handle.net/1853/16269
dc.publisher Georgia Institute of Technology en_US
dc.subject Adaptive equalizers en_US
dc.subject Digital filters en_US
dc.subject Digital filter word length effects en_US
dc.subject Parallel algorithms en_US
dc.title Electronic Dispersion Compensation For Interleaved A/D Converters in a Standard Cell ASIC Process en_US
dc.type Text
dc.type.genre Dissertation
dspace.entity.type Publication
local.contributor.advisor Williams, Douglas B.
local.contributor.corporatename School of Electrical and Computer Engineering
local.contributor.corporatename College of Engineering
relation.isAdvisorOfPublication dcebbfbe-e879-4b98-9961-34302883e550
relation.isOrgUnitOfPublication 5b7adef2-447c-4270-b9fc-846bd76f80f2
relation.isOrgUnitOfPublication 7c022d60-21d5-497c-b552-95e489a06569
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
clark_matthew_d_200708_phd.pdf
Size:
2.25 MB
Format:
Adobe Portable Document Format
Description: