Title:
MOS transistor and interconnection path strength simulation algorithm and hardware acceleration on a two-dimensional processing element array
MOS transistor and interconnection path strength simulation algorithm and hardware acceleration on a two-dimensional processing element array
Authors
Owen, Henry L., III
Authors
Person
Advisors
Schlag, Jay H.
Advisors
Associated Organizations
Organizational Unit
Organizational Unit
Series
Collections
Supplementary to
Permanent Link
Abstract
Sponsor
Date Issued
1989-08
Extent
237 bytes
Resource Type
Text
Resource Subtype
Dissertation
Rights Statement
Access restricted to authorized Georgia Tech users only.