Title:
MOS transistor and interconnection path strength simulation algorithm and hardware acceleration on a two-dimensional processing element array

Thumbnail Image
Author(s)
Owen, Henry L., III
Authors
Advisor(s)
Schlag, Jay H.
Advisor(s)
Editor(s)
Associated Organization(s)
Series
Supplementary to
Abstract
Sponsor
Date Issued
1989-08
Extent
237 bytes
Resource Type
Text
Resource Subtype
Dissertation
Rights Statement
Access restricted to authorized Georgia Tech users only.
Rights URI