Title:
Architecture Support for High Speed Protection of Memory Integrity and Confidentiality in Symmetric Multiprocessor Systems

dc.contributor.author Shi, Weidong
dc.contributor.author Lee, Hsien-Hsin Sean
dc.contributor.author Ghosh, Mrinmoy
dc.contributor.author Lu, Chenghuai
dc.contributor.author Zhang, Tao
dc.date.accessioned 2004-08-11T19:32:49Z
dc.date.available 2004-08-11T19:32:49Z
dc.date.issued 2004-06-01
dc.description.abstract Recently there is a growing interest in both the architecture and the security community to create a hardware based solution for authenticating system memory. As shown in the previous work, such silicon based memory authentication could become a vital component for creating future trusted computing environments and digital rights protection. Almost all the published work have focused on authenticating memory that is exclusively owned by one processing unit. However, in today's computing platforms, memory is often shared by multiple processing units which support shared system memory and snoop bus based memory coherence. Authenticating shared memory is a new challenge to memory protection. In this paper, we present a secure and fast architecture solution for authenticating shared memory. In terms of incorporating memory authentication into the processor pipeline, we proposed a new scheme called Authentication Speculative Execution. Unlike the previous approach for hiding or tolerating latency of memory authentication, our scheme does not trades security for performance. The novel ASE scheme is both secure to be combined with one-time-pad (OTP) based memory encryption and efficient to tolerate authentication latency. Results using modified rsim and splash2 benchmarks show only 5% overhead in performance on dual and quad processor platforms. Furthermore, ASE shows 80% performance advantage on average over conservative non-speculative execution based authentication. The scheme is of practical use for both symmetric multiprocessor systems and uni-processor systems where memory is shared by the main processor and other co-processors attached to the system bus. en
dc.format.extent 281102 bytes
dc.format.mimetype application/pdf
dc.identifier.uri http://hdl.handle.net/1853/107
dc.language.iso en_US
dc.publisher Georgia Institute of Technology
dc.relation.ispartofseries CERCS;GIT-CERCS-04-22
dc.subject Memory authentication
dc.subject Shared memory
dc.subject Multiprocessor systems
dc.subject Authentication Speculative Execution
dc.subject Hardware based solutions
dc.title Architecture Support for High Speed Protection of Memory Integrity and Confidentiality in Symmetric Multiprocessor Systems en
dc.type Text
dc.type.genre Technical Report
dspace.entity.type Publication
local.contributor.corporatename Center for Experimental Research in Computer Systems
local.relation.ispartofseries CERCS Technical Report Series
relation.isOrgUnitOfPublication 1dd858c0-be27-47fd-873d-208407cf0794
relation.isSeriesOfPublication bc21f6b3-4b86-4b92-8b66-d65d59e12c54
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
git-cercs-04-22.pdf
Size:
274.51 KB
Format:
Adobe Portable Document Format
Description:
License bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.85 KB
Format:
Item-specific license agreed upon to submission
Description: