Title:
Reconfigurable Mixed-signal VLSI Implementation Of Distributed Arithmetic
Reconfigurable Mixed-signal VLSI Implementation Of Distributed Arithmetic
Files
Author(s)
Advisor(s)
Editor(s)
Collections
Supplementary to
Permanent Link
Abstract
Disclosed herein is a reconfigurable mixed signal distributed arithmetic system including: an array of tunable voltage references operable for receiving a delayed digital input signal; a combination device in electrical communication with the array of tunable floating-gate voltage references that selectively combines an output of the array of tunable voltage references into an analog output signal; and a feedback element in electrical communication with the combination device, wherein the array of tunable voltages and the delayed digital input signal combine to perform a distributed arithmetic function and the reconfigurable mixed signal distributed arithmetic system responsively generates the analog output signal.
Sponsor
Date Issued
3/25/2008
Extent
Resource Type
Text
Resource Subtype
Patent