CMOS digital circuit test generation for transistor level and gate-level implementation
Author(s)
Kim, Dong-Wook
Advisor(s)
Schlag, Jay H.
Editor(s)
Collections
Supplementary to:
Permanent Link
Abstract
Sponsor
Date
1991-08
Extent
238 bytes
Resource Type
Text
Resource Subtype
Dissertation
Rights Statement
Access restricted to authorized Georgia Tech users only.