A parallel digital interconnect test methodology for multi-chip module substrate networks
Loading...
Author(s)
Newman, Kimberly Eileen
Advisor(s)
Keezer, David C.
Editor(s)
Collections
Supplementary to:
Permanent Link
Abstract
Sponsor
Date
1999-05
Extent
242 bytes
Resource Type
Text
Resource Subtype
Dissertation
Rights Statement
Access restricted to authorized Georgia Tech users only.