Voltage scaling constraints for static CMOS logic and memory cirucits
Author(s)
Bhavnagarwala, Azeez Jenúddin
Advisor(s)
Meindl, James D.
Editor(s)
Collections
Supplementary to:
Permanent Link
Abstract
Sponsor
Date
2001-05
Extent
Resource Type
Text
Resource Subtype
Dissertation
Rights Statement
Access restricted to authorized Georgia Tech users only.