Title:
Design issues for interconnection networks in massively parallel processing systems under advanced VLSI and packaging constraints
Design issues for interconnection networks in massively parallel processing systems under advanced VLSI and packaging constraints
Author(s)
Lacy, William Stephen
Advisor(s)
Wills, D. Scott
Editor(s)
Collections
Supplementary to
Permanent Link
Abstract
Sponsor
Date Issued
1996-12
Extent
Resource Type
Text
Resource Subtype
Dissertation
Rights Statement
Access restricted to authorized Georgia Tech users only.