Design issues for interconnection networks in massively parallel processing systems under advanced VLSI and packaging constraints

Loading...
Thumbnail Image
Author(s)
Lacy, William Stephen
Advisor(s)
Wills, D. Scott
Editor(s)
Associated Organization(s)
Series
Supplementary to:
Abstract
Sponsor
Date
1996-12
Extent
Resource Type
Text
Resource Subtype
Dissertation
Rights Statement
Access restricted to authorized Georgia Tech users only.
Rights URI