Person:
Mukhopadhyay, Saibal

Permanent Link
https://hdl.handle.net/1853/71540
Associated Organization(s)
ORCID
ArchiveSpace Name Record

Filters

2009 - 2009 1 2010 - 2013 3
4
4
4
Reset filters

Settings
Author: Mukhopadhyay, Saibal × Type: Text ×

Publication Search Results

Now showing 1 - 4 of 4
Thumbnail Image
Item

Energy Introspector: Coordinated Architecture-Level Simulation of Processor Physics

2013 , Song, William J. , Mukhopadhyay, Saibal , Rodrigues, Arun , Yalamanchili, Sudhakar

Increased power and heat dissipation in microprocessors impose limitations on performance scaling. Power and thermal management techniques coupled with workload dynamics cause increasing spatiotemporal variations in electrical and thermal stresses. The coupling between various physical phenomena (e.g., power, temperature, reliability, delay) will be critical to microarchitectural operations in future processors. Thus, we need modeling tools to enable the exploration of such physical interactions and drive development of microarchitectural solutions. This paper introduces a novel framework, Energy Introspector (EI), for the coordinated simulation of microarchitecture and physics models. The EI framework features flexible modeling of processor component hierarchy that enables simulating different microarchitecture and package designs. The proposed framework uses standardized interface to drive different implementations of physics models and captures their interactions. The EI supports parallel computation of models in anticipation of large-scale simulations (e.g., high core-count processors). We present a case study using the EI framework to assess reliability and performance tradeoffs with a full-system cycle-level simulation of an asymmetric chip multiprocessor (ACMP).

View
Thumbnail Image
Item

Thermal Field Management for Many-core Processors

2009-04-10 , Cho, Minki , Sathe, Nikhil , Yalamanchili, Sudhakar , Mukhopadhyay, Saibal

This paper first presents an analysis of the global thermal field in many core processors in deep nanometer (to 16nm) nodes under power and thermal budget. We show that the thermal field can have significant spatiotemporal non-uniformity along with high maximum temperature. We propose spatiotemporal power multiplexing as a proactive method to reduce spatial and temporal temperature gradients. Several power multiplexing policies are evaluated for a 256 core many-core processor in 16nm nodes which demonstrate that the simple cyclic core-activation can achieve highly uniform thermal field with low maximum temperature.

View
Thumbnail Image
Item

Design of low-power wireless electroencephalography (EEG) system

2011-07-01 , Mukhopadhyay, Saibal

View
Thumbnail Image
Item

System Impact of 3D Processor-Memory Interconnect: A Limit Study

2011 , Rasquinha, Mitchelle , Hassan, Syed Minhaj , Song, William , Chae, Kwanyeob , Cho, Minki , Mukhopadhyay, Saibal , Yalamanchili, Sudhakar

3D integration with through-silicon-vias (TSVs) can provide enormous bandwidth between processor die and memory die. The central goal of our work is to explore the limits of performance improvement that can be achieved with such integration. Towards this end we propose a model of the impact of 3D TSVs on system performance. The model leads to several key observations i) increased miss tolerance (smaller caches) and hence improved core scaling for a fixed die size, ii) higher sustained IPC per core, iii) significantly smaller, energy efficient DRAM banks, iv) redistribution of system power to the cores and on -die interconnect, and v) TSV utilization is a function of the relationship between reference locality and the bandwidth properties of the intradie network. These observations are repeated in cycle level simulations of a 64 tile architecture.

View