## PART 1

#### GEORGIA INSTITUTE OF TECHNOLOGY OFFICE OF SPONSORED PROGRAMS Office of Research Administration, Compliance, Training & Technologies (ReACTT) RESEARCH REPORT APPROVAL SHEET

Project No.\_\_E-21-6MW\_\_\_\_

			Lab/So	cnool/Center:ECE
1. GENERAL	ng Naisa Analysis Tool for ASICs			
B. Author(s) and/or PD/PI	M Swaminathan		Phone	404-894-3340
C. Period Covered:			Due Date	
2. REPORT	(from Deliverable Schedule) 1			
B. Type of Report:				
[ ]Monthly [X ]Annual	[]Contract Mgt. []Progress []Quarterly []Fina	[]Semi-Annual al Report []Other	[]Cost & Performan	ce
C. Draft Copy for Sponsor A D. Approval Copy for Distrik	Approval [ ] oution []Send Copy to Sponsor []Se	nd Master to Sponsor	[]Return Master to Pl	D/PI
3. SECURITY CLASSIFICA	TION			
[X]Unclassified [ ]Confidential [ ]Other	ified []Publication Delayed Until		(Specified industry contracts only) be emailed under any circumstances. crolled, etc.)	
<ol> <li>DATA RESTRICTIONS Proprietary Data ( Technology Note Technology should any technology of access to the report</li> <li>PRINTING and DISTRIB</li> </ol>	[]Yes [X]No Confidential Disclosure); Export Licens :: Reports containing Proprietary Data, . d be filed as a restricted report in the re commercial value (e.g., software) shou ort is desired, you must edit the report to UTION INSTRUCTIONS TO OSP/ReA	e; Trade Secret; Copy Export Controlled data estricted section of the uld be filed with the Off o remove any and all r	right or Publishing Res , Trade Secret, Copyri Georgia Tech Library. ïce of Technology Lice estricted data.	strictions; Patentable ght or Patentable Patentable technology or ensing. In the event open
(Unless otherwise number to use:	indicated, printing charges will be asse	essed against project n	number. If the project I	has been terminated, charge
A. Number of co	opies to be printed: sor]School / Lab	[]Other	[]Total	OSP/ReACTT will retain one copy of each report throughout the life of the project. When the project
B. Printing Desi	red [X]One-Sided	[]Two-Sided		an additional copy of all reports and forward both sets to the
C. Binding Desi	red: [X]Staple [X]Velobind	[ ]Staple & Tape [ ]Other	[]Spiral Bind	campus library archives.
D. Cover Desire	ed: [X]Standard Wh	ite []Other Color (Spe	ecify)	[]None
E. Approval of C	Check Copy by School/Lab before bind	ing: [ ]No [ ]Yes (	If yes, phone:	)
6. DISTRIBUTION BY:				
[]Lab/School/Center	Paper copies: If distribution by lab/s (This is the date that OSP/ReACTT NOTE: Due to storage constraints, o closed, ReACTT will make the requir	chool**, attach transmi will enter into the datab only one copy is to be p red second copy for the	ittal letter. Date mailed base). brovided to OSP / ReA e library archives and d	d: ICTT. When the project is circulation.
	Emailed reports: Send email copy**	to <u>ocareports@oca.ga</u>	atech.edu.	
	**Final reports require the approval of Sheet bearing that person's signatur entered into the database: ReACTT	of the Lab/School/Depa e must be forwarded to	artment/Center head. o ReACTT before the f	A Research Report Approval final report ship date will be
	Office of Sponso Centennial Rese	ored Programs earch Building, Room 1	117A	B 17 CTR
[]OSP/ReACTT	If distribution by OSP/ReACTT, the s and the mailing date are to be entered Distributed by:	campus signature of the ReACT ed here:	T employee handling	the report
		1=0004		0 00
[]Research Security	If distribution by Research Security, handling the report and the mailing d	the signature of the Re late are to be entered l	esearch Security emplo here:	byee R
	Date mailed:	- /		
7. SIGNATURES and AP	PROVALS			
A. PD/PI	Katha Ale	Date 02	2/12/04	
B. Division Chief or Branch	Head	Date		
(Required for final report	center Head	Date		
D. WAPS/KAN		Date		



Research Corporation

Georgia Institute of Technology Office of Sponsored Programs Atlanta, Georgia 30332-0420 U.S.A.

February 17, 2004 In reply refer to: E-21-6MW

Dr. Harold H. Hosack Semiconductor Research Corp. 1101 Slater Road Brighton Hall Durham, NC 27703

Subject: Annual Review Presentation Project Director(s): Dr. M. Swaminathan Telephone No.: (404) 894-3340 Contract No.: 2003-NJ-1063 Prime No: N/A "A Switching Noise Analysis Tool for ASICs"" Period Covered: N/A

The subject report is forwarded in conformance with the contract/grant specifications.

Should you have any questions or comments regarding this report(s), please contact the Project Director or the undersigned at 404-894-4763.

Sincerely,

1

Thelma Woods Customer Service Representative

Addressee: 1 copy

E-21-6MW #1

# Switch A Switching Noise Analysis Tool for ASICs

Madhavan Swaminathan School of Electrical and Computer Engg. Georgia Institute of Technology Atlanta, GA 30332 – 0250 Email: madhavan.swaminathan@ece.gatech.edu

> Georgialinauliuita of Technology

# Task ID:986.001 IBM Custom Funding

Start Date: Jan 1, 2002

Technical Thrust: Packaging and Interconnect Systems

Task Leader: Madhavan Swaminathan

Students: Di Qian

Industrial Liaisons: James P. Libous, IBM, Endicott, New York Daniel P. O' Connor, IBM, E. Fishkill, New York



# **Anticipated Result**

Integrated tool for the analysis of power supply noise in packaged ASICs

## **Task Description**

- Integration of the tools and algorithms developed under Task ID: 735.001 and 1063.001 into a single design environment
- Development of a Graphical User Interface
- Development and incorporation of statistical modeling and analysis capability. Variation of power supply noise as a function of package tolerances can be estimated using this feature.



# **Task Deliverables**

• Report on the architecture for the GUI will be defined along with the preliminary development of a prototype tool. The tool will be applied to a specific package and will contain interfaces to APD Planned: Dec 31, 2002

## **Task Outcome**

- Tool architecture completed.
- Report on architecture completed.
- Change in direction

Mentors have suggested that manual entry is preferable initially Interfaces to APD will be developed as part of Year 2

• Switch – Ver 1.0 Release Date – Mar. '03



## **Task Deliverables**

- The prototype tool will be modified by providing interfaces to extraction tools such as Fast Henry and Maxwell. The tool will be made generic to support different kinds of ASICs Planned: Dec 31, 2003
- Report on the features such as hierarchical modeling will be added to the tool. The code will be tested and made available to the SRC companies along with a user manual Planned: Dec 31, 2004



# **Executive Summary Feedback from Last Review**

Importance = 7.9Satisfaction = 7.7

Strengths:

- Very good start on this program
- Plan to integrate several engines commended
- Sensitivity analysis commended

Opportunities for improvement:

- Need for rapid incorporation of student involvement into program
- Meetings with member company representatives to identify mutual needs



### **Executive Summary**

Accomplishments

- Completed definition of design environment for Switch
- Integrated Cavity Resonator and Transmission Matrix Method into Switch
- Developed generic statistical modeling and diagnosis methodology for systems
- Released Switch Ver 1.0

Future Direction (past year 3)

- Integration of features from RID 1063.001

Technology Transfer & Industrial Interactions

- Visit to Georgia Tech by mentors James Libous and Dan O' Connor in 2002
- Summer internship for graduate student Di Qian in 2003



### What is Switch ?



Only Statistical System Level tool that combines Chip, Package and Board Power distribution networks for power supply noise analysis

> Georgialmatituita of Technology

**Architecture for SWITCH** 



Georgia Institutio

### Statistical Analysis and Diagnosis Methodology for High Speed Systems

Student: Erdem Matoglu Advisor: Madhavan Swaminathan Partially funded by SRC

> Georgialmstitute of Technology

### **Variations in Manufacturing Environment**

Statistical Analysis



Design & operation variations

Performance variations (signal integrity, noise, power...)



Diagnosis

Georgialmstitute of Technology

#### **Test System**

#### **DDR SDRAM System**



- Routed to the edge connector and the card
- Longest memory trace: 14.5 inches
- 16 GBytes capacity
- 184 pin SDRAM DIMM Modules
- 128 bit wide, 200MHz memory bus (3.2GBytes/s)



Georgialmstitute

#### **Performance Measures**

- Data transmission is relative to strobe (DQS) signal
- Switching occurs when DQS crosses a reference voltage
- During switching, DQS signal must be free of any plateaus or slope reversals
- DQS voltage margin must be ensured at the rising and falling edges
- Data skew must be analyzed to satisfy timing





Data (DQ)



Strobe (DQS)

#### **Design Parameters**

• Data skew and DQS voltage margin, are related to various design and operation parameters

• The parameters under investigation can be considered as random variables

• Their impact on the operation can be modeled, and statistical distribution of the performance can be computed

Parameter	Mean (µ)	Sigma (σ)
Process parameter (s1)	1	0.33
SDRAM dv/dt (s2)	4.5V/ns	0.167
Supply voltage (V)	2.6V	66.67e-3
Temperature (T)	50 C	8.33
System board dielectric hickness (b1)	9.5 mils	0.5
System board trace width (w1)	3.5 mils	0.33
Memory card dielectric hickness (b2)	10.9 mils	0.6
Memory card trace width (w2)	4 mils	0.33

Georgialnætitutte of Technology



**Statistical Analysis** 

• Taguchi array technique minimizes the number of experiments (27 simulations)

• Each row represents a different simulation condition where 1's are the mean ( $\mu$ ), 0 and 2 are  $\mu$ -3 $\sigma$  and  $\mu$ +3 $\sigma$  respectively

	Parameters s1 s2 V b1 w1 b2 w2 T	DQ Skew (ps)	DQS Margin (mV)
1	0000000	293	229
2	00001111	226	256
3	0 0 0 0 2 2 2 2 2	151	267
4	01110001	362	217
5	01111112	362	274
6	0 1 1 1 2 2 2 0	406	289
7	0 2 2 2 0 0 0 2	416	252
8	02221110	537	293
9	0 2 2 2 2 2 2 1	483	309
10	10120120	457	328
11	10121201	-461	133
12	10122012	324	397
13	1 1 2 0 0 1 2 1	512	350
14	1 1 2 0 1 2 0 2	512	141
15	1 1 2 0 2 0 1 0	600	406
16	12010122	207	260
17	12011200	383	81
18	1 2 0 1 2 0 1 1	262	336
19	20210210	726	200
20	20211021	544	498
21	20212102	600	244
22	2 1 0 2 0 2 1 1	408	146
23	2 1 0 2 1 0 2 2	232	402
24	2 1 0 2 2 1 0 0	479	176
25	2 2 1 0 0 2 1 2	465	174
26	2 2 1 0 1 0 2 0	586	431
27	22102101	555	190

#### Taguchi array $(L_{27}(3^8))$ with 8 variables at 3 levels



#### **Sensitivity Analysis**

Data skew (Sk) and DQS voltage margin (Vm) are represented as;

 $Sk = \beta_{10} + \beta_{11}s_1 + \beta_{12}s_2 + \beta_{13}V + \beta_{14}b_1 + \beta_{15}w_1 + \beta_{16}b_2 + \beta_{17}w_2 + \beta_{18}T + \varepsilon_1$  $Vm = \beta_{20} + \beta_{21}s_1 + \beta_{22}s_2 + \beta_{23}V + \beta_{24}b_1 + \beta_{25}w_1 + \beta_{26}b_2 + \beta_{27}w_2 + \beta_{28}T + \varepsilon_2$ 

Probability density functions of data skew and DQS voltage margin can be computed with convolution as;

 $f_{Sk}(Sk) = \delta(\beta_{10} - \beta_{10}) * f_1(\beta_{11}s_1) * f_2(\beta_{12}s_2) * f_3(\beta_{13}V) * f_4(\beta_{14}b_1) * f_5(\beta_{15}w_1) * f_6(\beta_{16}b_2) * f_7(\beta_{17}w_2) * f_8(\beta_{18}T) * f_{\epsilon_1}(\epsilon_1)$ 

$$\begin{split} f_{Vm}(Vm) &= \delta(\beta_{20} - \beta_{20}) * f_1(\beta_{21}s_1) * f_2(\beta_{22}s_2) * f_3(\beta_{23}V) * f_4(\beta_{24}b_1) * f_5(\beta_{25}w_1) * \\ & f_6(\beta_{26}b_2) * f_7(\beta_{27}w_2) * f_8(\beta_{28}T) * f_{\epsilon_2}(\epsilon_2) \end{split}$$

**Georgia**linsultuite of **Tech**nology

#### **Probability Density Functions**



✓ Statistical distributions can be optimized to assure a larger percentage of the products meet the intended performance

✓ Yields more information than the worst case analysis



#### **Probability Density Functions**



### Joint probability density function of data skew and DQS voltage margin.

Ideal for predicting the yield of a product



#### **Diagnosis Method**

 DQS voltage margin and data skew are related to design parameters

 $Sk = \beta_{10} + \beta_{11}s_1 + \beta_{12}s_2 + \beta_{13}V + \beta_{14}b_1 + \beta_{15}w_1 + \beta_{16}b_2 + \beta_{17}w_2 + \beta_{18}T + \varepsilon_1$  $Vm = \beta_{20} + \beta_{21}s_1 + \beta_{22}s_2 + \beta_{23}V + \beta_{24}b_1 + \beta_{25}w_1 + \beta_{26}b_2 + \beta_{27}w_2 + \beta_{28}T + \varepsilon_2$ 

 For a measured pair of DQS voltage margin and data skew, the most probable design parameter set can be computed

$$Y = \beta X + \varepsilon \qquad Y = \begin{bmatrix} Sk - \beta_{10} \\ Vm - \beta_{20} \end{bmatrix} \qquad \beta = \begin{bmatrix} \beta_{11} \cdots & \beta_{18} \\ \beta_{21} \cdots & \beta_{28} \end{bmatrix} \qquad \varepsilon = \begin{bmatrix} \varepsilon_1 \\ \varepsilon_2 \end{bmatrix}$$



#### **Diagnosis Method**

#### Example:

- A random set of parameters have been modeled and simulated
- Resulting data jitter and strobe voltage margin (559ps, 163mV) has been applied to diagnosis equation
- Parameters s1, V, T, b2, and w2 are estimated close to the actual values
- Parameters s2, b1, and w1 could not be estimated due to their insignificant effects on the performance measures
- The estimated parameter vector can be verified or tuned by measuring some of the easily accessible parameters

Param.	Estimated vector	Input vector
<b>s1</b>	μ <b>+ 0.90</b> σ	μ <b>+ 1.18</b> σ
s2	μ <b>+ 0.35</b> σ	μ <b>+ 0.85</b> σ
v	μ <b>+ 0.90</b> σ	μ <b>+ 1.29</b> σ
Т	μ <b>+ 0.89</b> σ	μ <b>+ 1.10</b> σ
b1	μ	μ <b>- 1.59</b> σ
w1	μ <b>- 0.50</b> σ	μ <b>- 1.44</b> σ
b2	μ <b>+ 1.82</b> σ	μ <b>+ 2.08</b> σ
w2	μ <b>- 1.93</b> σ	μ <b>- 2.25</b> σ



### **Future Work**

- Release new version of Switch every 6 months
- Release Switch Ver 2.0
  - Release Date: Sept '03
  - TMM extended to multiple planes
  - Fine tuning of Cavity Resonator Method
  - Interface to APD

• Non-linear sensitivity analysis capability for Statistical Modeling

Georgialnstitute

Demo – Switch Ver 1.0 Student: Di Qian Advisor: Madhavan Swaminathan



### SWITCH

### Switching Noise Analysis Tool for ASICs

#### Di Qian

**MS** Student

Advisor: Madhavan Swaminathan School of Electrical and Computer Engineering Georgia Institute of Technology



#### Overview

### **Objective:**

Development of software tools that combine the various power distribution analysis algorithms for the modeling and simulation of power supply noises.



### Modeling Techniques & Functionalities





#### SWITCH Version 1.0 Cadence Manual APD Entry Graphical User Interface Statistical Analysis **APD** Extraction (Functionality) SWITCH G.T.L.E. Engine Cavity Resonator Chip F.D.T.D. - Multiple planes pairs sub-circuit modeling **Transmission Matrix** BEMP - Frequency and time domain analysis - Single plane pair of an arbitrary shape - Simulation plotting

Georgialmstitute of Technology

#### Demo I: Cavity Resonator Method

Example: Plane bound effect caused by via transition.

(Reference: Sungjun Chun, "Methodologies for Modeling Simultaneous Switching Noise in Multi-Layered Packages and Boards", Defense Thesis, pp62-68, April 2002.)





### Demo I: Cavity Resonator Method



Georgia Institute of Technology

M

### Demo II: Transmission Matrix Method

Example: Single plane pair of arbitrary shape





#### Demo II: Transmission Matrix Method

Example: Single plane pair of arbitrary shape





### Demo II: Transmission Matrix Method

Plot for the transient impedance Z12:





### Future Work Plan

- May, 2003
  - · Start Transmission Matrix multi-level simulation and Cavity Resonator fine tuning
  - · GUI debugging; more work on graphical scaling; more user friendly component manipulation
- September, 2003
  - · Cavity Resonator Method (Multiple power plane simulation) Incorporated
  - · Transmission Matrix Method (Multiple power plane simulation) Incorporated
  - · APD Extraction Incorporated
- March, 2004
  - · Incorporation of two more modeling methods: FDTD, BEMP (Subject to change)










Power Imp (mOhm)	Frequency (MHz)	Current (A)	Vdd (V)	Power (W)	Feature (nm)	Year
0.93	1684	118	1.1	130	150	2001
0.67	3088	150	1.0	150	107	2003
0.48	5173	189	0.9	170	80	2005
0.26	6739	271	0.7	190	65	2007
0.17	11,511	363	0.6	218	45	2010
0.1	19,348	502	0.5	251	32	2013
0.06	28,751	720	0.4	288	22	2016

















# Executive Summary Feedback from Last Review

Importance = 8.2 Satisfaction = 8.3

Strengths:

- Excellent system level approach to modeling of realistic industry problems
- Approach is very pragmatic
- · Good experimental validation of analytical results
- High level view of noise vs speed was very appropriate information
- Good mentor interaction and response to mentor needs
- · Excellent student presentation

Opportunities for improvement:

- Presentation materials have improved considerably, but still need work
- Can you come up with a way to deconvolve the requirements for different system components
   Georgia inclusion
   Georgia inclusion

## Executive Summary For Past Contract Year

Accomplishments

- Model to hardware correlation for IBM's HyperBGA Test Vehicle and Rambus Test Vehicle
- Macro-modeling of non-linear drivers

#### Future Direction (past year 3)

- Modeling of on-chip power distribution network
- Co-simulation of on-chip and package power distribution networks
- Noise interference for mixed signal circuits (Digital and RF)
- Near field coupling

Technology Transfer & Industrial Interactions

- Summer internship for Jifeng Mao
- Measurements by Madhavan Swaminathan at Rambus
- Biweekly conference calls with IBM
- Nanju Na hired by IBM (after a brief stint at Agilent)

# Executive Summary Publications

Georgia median

- · Annual Report: 1
- Annual Review Presentations: 2
- Deliverable Reports: 3
- Technical Reports: 1
- Conference Presentations: 4
- Journal papers: 4 (including 1 submitted)
- Invited Seminar: 1
- Thesis: 1









#### **Calculation of Weighting Functions**

The driver output is terminated with two different loads (Example: 50 ohms and 50 ohms + 3.3 Volts).

The Weighting functions  $w_1$  and  $w_2$  are evaluated as:











### Macro-modeling of Non-Linear Digital I/O Buffers (RBF)

 $I_o(t) = w_1(t) F_1(V_o) + w_2(t)F_2(V_o)$ 

Functions  $F_1$  and  $F_2$  are replaced with RBF to capture the relationship between present output, present input, previous outputs and previous inputs







#### Significant Accomplishments for Task ID: 735.001 · Development of the Cavity Resonator Method for analyzing power/ground planes · Inclusion of Magnetic Field Penetration into Cavity Resonator Method • SSN Measurements on HyperBGA Test Vehicle from IBM Development of methodology for SSN Measurements · Model to hardware correlation · Development of Generalized Transmission Line Equation Method · Effect of Chip, Package and Board on Core Noise quantified • Development of methods for macro-modeling non-linear drivers • Development of software and algorithms for modeling and simulating power power supply noise developed · Software to be integrated into SWITCH under SRC Research Customization RID: 986.001 Georgia Instituto



# Task ID:1063.001

Start Date: Feb 1, 2003 (1 month into project)

Technical Thrust: Packaging and Interconnect Systems

Task Leader: Madhavan Swaminathan

Students: Jifeng Mao (Graduation Date: Fall 2004) Jinwoo Choi (Graduation Date: Fall 2004)

Industrial Liaisons: James P. Libous, IBM, Endicott, New York Daniel P. O' Connor, IBM, E. Fishkill, New York Shyamala Chickmenahalli, Intel, Arizona

Georgia

Georgia Tech

## **Anticipated Result**

System level modeling and simulation tools that will enable the following:

- Modeling of on-chip power distribution networks for digital circuits
- Integration of on-chip, package and board power distribution modeling tools for enabling the co-design of chip, package and board
- Modeling of power distribution networks for mixed signal circuits that combine digital and RF circuits
- Quantification of near field coupling effects from power distribution on mixed signal circuits

## **Task Description**

- Inclusion of substrate losses and leakage currents into FDTD based on-chip power distribution analysis tool
- Extension of Transmission Matrix Method (TMM) for analyzing on-chip power distribution networks
- Development of optimum methods that combine FDTD and TMM for modeling and simulating system power distribution networks
- Quantification of power supply noise and electro-migration effects in large packaged chips on boards
- Quantification of noise coupling between digital and RF circuits
- Quantification of near field coupling mechanisms for mixed signal circuits

Georgia Tech

• Develop a path towards integration for analyzing systems (Through Research Customization RID – 986.001)



























































#### Summary for Task RID: 1063.001

- · Good start to a very aggressive program
- Preliminary results indicate that the TMM can be applied to complex package and board power distribution networks (Ex: Rambus Test Vehicle)
- Preliminary results show importance of Silicon Substrate loss on power supply noise propagation
- Preliminary integration of TMM into Switch completed
- Need access to layout of chip power distribution network for analysis

Georgia

# PART 2

#### GEORGIA INSTITUTE OF TECHNOLOGY OFFICE OF SPONSORED PROGRAMS Office of Research Administration, Compliance, Training & Technologies (ReACTT) RESEARCH REPORT APPROVAL SHEET

	RESEAR	CH REPORT	APPROVAL SH	IEET			
				Lab	/School/Center:ECE		
1. GENERAL							
A. Report TitleUse of B. Author(s) and/or PD/P	Transmission Matrix Method a	nd its Compari	son to Finite differ	ence Time Domain Phone	404-894-3340		
C. Period Covered:				Due Date			
A. Deliverable Line Numb	per (from Deliverable Schedule	)2	_				
[]Monthly []Annual	[]Contract Mgt. []Pro []Quarterly []Fina	gress al Report	[]Semi-Annual []OtherMetho	[]Cost & Perform d	ance		
D. Approval Copy for Dis	tribution []Send Copy to Spor	nsor []Send N	Aaster to Sponsor	[]Return Master to	PD/PI		
3. SECURITY CLASSIFI [X]Unclassified []Confidential []Other	CATION []Publication Delayed Uni []Secret []Top Secret A	til lote: Classified (i.e	d reports are not to . ITAR, export cont	(Specified industry be emailed under a rolled, etc.)	contracts only) any circumstances.		
4. DATA RESTRICTION Proprietary Data Technology No Technology sho any technology access to the re	<b>S</b> []Yes [X]No a (Confidential Disclosure); Exp ofe: Reports containing Proprie build be filed as a restricted repo of commercial value (e.g., soft eport is desired, you must edit t	port License; T tary Data, Exp ort in the restri ware) should t the report to re	rade Secret; Copy ort Controlled data, cted section of the be filed with the Off move any and all n	ight or Publishing F Trade Secret, Cop Georgia Tech Libra ice of Technology L estricted data.	Restrictions; Patentable yright or Patentable ry. Patentable technology or icensing. In the event open		
5. PRINTING and DISTR (Unless otherwinumber to use:	BUTION INSTRUCTIONS TO se indicated, printing charges in	OOSP/ReACT will be assesse	r ed against project n	umber. If the proje	ct has been terminated, charge		
A. Number of	copies to be printed: onsor]School	/ Lab	[]Other	[]Total	OSP/ReACTT will retain one cop of each report throughout the life of the project When the project is closed_OSP/ReACTT will make		
B. Printing De	esired [X]Or	ne-Sided	[]Two-Sided		an additional copy of all reports		
C. Binding De	esired: [X]Sta [X]Ve	aple lobind	[ ]Staple & Tape [ ]Other	[]Spiral Bind	campus library archives.		
D. Cover Des	sired: [X]Sta	andard White	[]Other Color (Spe	ecify)	[]None		
E. Approval of	of Check Copy by School/Lab b	pefore binding:	[]No []Yes (	If yes, phone:	)		
6. DISTRIBUTION BY:		/					
[]Lab/School/Center	Paper copies: If distribution (This is the date that OSP NOTE: Due to storage con- closed, ReACTT will make	on by lab/scho P/ReACTT will onstraints, only the required	ol**, attach transmi enter into the datab one copy is to be p second copy for the	ttal letter. Date mai pase). provided to OSP / R a library archives ar	iled: REACTT. When the project is ad circulation.		
	Emailed reports: Send en	nail copy** to c	careports@oca.ga	tech.edu.	COOT		
	**Final reports require the Sheet bearing that person entered into the database	approval of th o's signature m	e Lab/School/Depa ust be forwarded to	rtment/Center head ReACTT before th	d. A Research Report Approva e final report ship date will be		
	Office	e of Sponsored	Programs		RT		
	Cente Mail (	ennial Researc Code 0420 Cai	h Building, Room 1 npus	17A	C A		
[]OSP/ReACTT	If distribution by OSP/ReA	CTT, the sign	ature of the ReACT	T employee handlin	ng the reports		
	Distributed by:				S B		
	Date mailed: 1.1.	- <u></u>	£004		23		
[]Research Security If distribution by Research Security, the signature of the Research Security handling the report and the mailing date are to be entered here: Distributed by: Date mailed:				search Security em here:	ployee 		
7. SIGNATURES and	APPROVALS			-			
A PD/PI 1. Ma	Mar man IEM		Date of	2/12/04			
B. Division Chief or Brand	ch Head		Date				
C. Lab/School/Departmer (Required for final re	nt/Center Head ports)		Date				
D. MAPS / RAN			Date				



Research Corporation

Georgia Institute of Technology Office of Sponsored Programs Atlanta, Georgia 30332-0420 U.S.A.

February 17, 2004 In reply refer to: E-21-6MW

Dr. Harold H. Hosack Semiconductor Research Corp. 1101 Slater Road Brighton Hall Durham, NC 27703

 

 Subject:
 Transmission Matrix Method report

 Project Director(s): Dr. M. Swaminathan

 Telephone No.:
 (404) 894-3340

 Contract No.:
 2003-NJ-1063

 Prime No: N/A
 "Use of Transmission Matrix Method and its Comparison to Finite difference Time Domain"

 Period Covered:
 N/A

The subject report is forwarded in conformance with the contract/grant specifications.

Should you have any questions or comments regarding this report(s), please contact the Project Director or the undersigned at 404-894-4763.

Sincerely,

Thelma Shadd

Thelma Woods Customer Service Representative

Addressee: 1 copy

#### Use of Transmission Matrix Method and its Comparison to Finite Difference Time Domain Method for Modeling Power Distribution Networks

E-21-6MW #2

**Abstract:** Power distribution networks can be broadly classified into on-chip and package power distribution. For computing the dynamic electromagnetic response of these networks, Maxwell's equations need to be numerically solved. These equations can be solved either in the time or frequency domain using an integral equation or differential equation based approach. Both the Transmission Matrix Method (TMM) and Finite Difference Time Domain (FDTD) methods are differential equation based solvers with the primary difference that TMM is a frequency domain based method [1] while FDTD is a time domain based method [2].

On-chip power distribution is a highly dissipative network as compared to the package power distribution. However, on-chip power distribution networks are more complex, requiring more unknowns for representing them. These two properties require different methods for analyzing the on-chip and package power distribution networks. Since the package power distribution is a high Q passive circuit, use of FDTD could create two problems namely, i) result in erroneous frequency domain response if the waveform hasn't reached the steady state and ii) take a long time to converge due to the time step dictated by the Courant condition. On the other hand, FDTD can produce a robust solution for on-chip power distribution due to its dissipative characteristics, resulting in the waveform reaching the steady state in a few time steps.

In this report, the TMM and FDTD methods have been applied for analyzing a package power distribution structure. As a comparison, the results in the frequency domain have been compared along with the time required for the solution. A commercial tool was used for the FDTD method.

**Technical Results and Data:** The structure of the power plane is shown in Fig. 1. It consists of an irregularly shaped power and ground plane populated with decoupling capacitors and ferrite bead. The structure also contains numerous vias, as shown in the figure. The port locations at which the frequency response was computed are as follows: Port 1: (0.677,3.7268); Port 2:(1.058,1.3138); Port 3:(3.471, 1.6948) and Port 4:(3.09, 4.1078). All dimensions are in cms. The input impedance of the ferrite bead that was used is shown in Fig. 2. The frequency response of the bare board was measured at port 1 using a network analyzer, converted to impedance parameter and compared with the results from the TMM method and FDTD method. Fig. 3 shows good comparison between measurements and the TMM method. However, Fig. 4 shows erroneous results from the FDTD method, causing a shift in the resonant frequencies. In addition, at high frequencies, FDTD shows a capacitive behavior as opposed to an inductive behavior that was measured. In Table 1, the CPU time for analyzing the structure has been compared using the TMM and FDTD method. As shown in the figure, a speed-up of 670 – 800X has been achieved using TMM method as compared to the FDTD method.

The inaccuracy in the results can be attributed to the lack of convergence. In other words, the waveform hasn't reached the steady state before conversion to the frequency domain. The large CPU time for the FDTD method can be attributed to the small time step (dictated by the Courant condition) and the high Q characteristics of the structure, which requires numerous time steps for reaching the steady state.

However, as shown in [2], the FDTD method is suitable for on-chip power distribution networks, which are dissipative in nature. Hence, the steady state solution does not require a large number of time steps.

As an example, consider the on-chip power grid structure shown in Fig. 5. One current source was placed at the center of the on-chip power grid to study the characteristics of the power grid using FDTD. The current source has a rise time of 100 ps, a fall time of 200 ps and peak current of 1 A. A total of 38896 on-chip decoupling capacitors were uniformly distributed over the on-chip power grid. Each decoupling capacitor has 1.5 pF of capacitance, 1 pH of ESL (Equivalent Series Inductance) and 0.001 ohm of ESR (Equivalent Series Resistance). Fig 6. (a)-(f) show the snapshots of the transient voltage response with one current source at different times. Fig. 6. (a) shows the differential noise due to the single source excitation at t=110ps, propagating outwards as shown in Fig. 6. (b)-(e). Finally, at time t=1160 ps, the radial wave propagation is totally attenuated, as shown in Fig 6. (f). Based on the transient response, the propagation length is 3660um. At this distance, the energy in the radial wave is completely attenuated. This noise localization effect can be attributed to the low Q characteristics of the on-chip power grid.

**Conclusion:** Based on the many test cases that have been considered (one that has been provided in this report), the TMM method seems well suited for modeling power distribution in the package. However, FDTD method is more appropriate for modeling on-chip power distribution. In both cases, Maxwell's Equations are analytically solved to extract the transmission line parameters before applying the two methods, as part of the SRC project. **References:** 

[1] J. Choi, S. Min, J. Kim, M. Swaminathan, W. Beyene and X. Yuan, "Modeling and Analysis of Power Distribution Networks for Gigabit Applications", *IEEE Transactions on Mobile Computing*, vol. 2, no. 4, pp.299-313, October-December 2003.

[2] J. Mao, W. Kim, S. Choi, M. Swaminathan, J. Libous and D. O' Connor, "Electromagnetic Modeling of Switching Noise in On-Chip Power Distribution Networks", *Proceedings of the International Conference on Electromagnetic Interference and Compatibility (INCEMIC)*, pp. 47-52, Chennai, India, Dec. 2003.



Fig. 1. Irregular Power Plane Structure



Fig. 2. Ferrite Bead with 100uF Capacitor






Fig. 4. Z11 Vs Frequency; Comparison between FDTD (Blue) and Measurement (Red)

Test Case	TMM	FDTD	Speed-up	
Plane				
(without	213 s	40 hrs	~ 670	
Decaps)				
Plane			1.11.1.2	
(with	220 s	50 hrs	~ 800	
Decaps)				









(1) (4) (1)

Fig. 6. Snap shots of the radial wave propagation due to single source excitation at the center of the on-chip power grid.

## PART 3

## GEORGIA INSTITUTE OF TECHNOLOGY OFFICE OF SPONSORED PROGRAMS Office of Research Administration, Compliance, Training & Technologies (ReACTT) RESEARCH REPORT APPROVAL SHEET

Project No.	E-21-6MW
Lab/School/Center	:_ECE

				Lab/	School/Center:ECE		
1. GENERAL			0	P 41-1 - 1 -			
A. Report TitleElectron	M Swaminathan	supply Noise in On	Chip Power Distribu	tion Networks	404-894-3340		
C. Period Covered:				Due Date			
2. REPORT							
A. Deliverable Line Numbe	er (from Deliverable So	chedule)3 & 4					
[]Monthly	[]Contract Mgt. []Quarterly	[X]Progress []Final Report	[]Semi-Annual []Other	[]Cost & Performa	ance		
C. Draft Copy for Sponsor	Approval []						
D. Approval Copy for Distr	ibution []Send Copy	to Sponsor []Send	d Master to Sponsor	[]Return Master to	PD/PI		
3. SECURITY CLASSIFIC	ATION						
[X]Unclassified []Publication Delayed Until(Specified industry contracts only)							
[]Confidential	[]Secret []Top Secret Note: Classified reports are not to be emailed under any circumstances.						
[]Other		(	i.e. TTAR, export con	trolled, etc.)			
4. DATA RESTRICTIONS Proprietary Data Technology Not Technology shou any technology of access to the rep	[]Yes [X]No (Confidential Disclosu le: Reports containing uld be filed as a restric of commercial value (e port is desired, you mu	rre); Export License Proprietary Data, E ted report in the res .g., software) should ist edit the report to	; Trade Secret; Copy xport Controlled data tricted section of the d be filed with the Ofi remove any and all r	right or Publishing Re a, Trade Secret, Copy Georgia Tech Librar fice of Technology Lid restricted data.	estrictions; Patentable vright or Patentable y. Patentable technology or censing. In the event open		
5. PRINTING and DISTRI	BUTION INSTRUCTIO	ONS TO OSP/ReAC	тт				
(Unless otherwis	e indicated, printing cl	narges will be asses	sed against project r	number. If the projec	t has been terminated, charge		
number to use		1			OSP/ReACTT will retain one conv		
A. Number of a	copies to be printed:	oh-un	1.00%	f 17-1-1	of each report throughout the life		
		School / Lab	Other	l otai	of the project. When the project is closed, OSP/ReACTT will make		
B. Printing De	sired	[X]One-Sided	[]Two-Sided		an additional copy of all reports and forward both sets to the		
C. Binding De	sired:	[X]Staple [X]Velobind	[]Staple & Tape []Other	[]Spiral Bind	campus library archives.		
D. Cover Desi	red:	[X]Standard White	e []Other Color (Sp	ecify)	[]None		
E. Approval of	Check Copy by Scho	ol/Lab before bindin	g: []No []Yes (	If yes, phone:	)		
6. DISTRIBUTION BY:		$\setminus$ /					
[]Lab/School/Center	Paper copies: If d (This is the date th NOTE: Due to sto closed, ReACTT w	istribution by lab/scl hat OSP/ReACTT wi prage constraints, or vill make the require	hool**, attach transm III enter into the datal Ily one copy is to be d second copy for th	ittal letter. Date mail base). provided to OSP / Re e library archives and	ed: ACTT. When the project is d circulation.		
	Emailed reports:	Send email copy** to	o ocareports@oca.ga	atech.edu.	F		
					E		
	**Final reports req Sheet bearing that entered into the da	uire the approval of t person's signature atabase:	the Lab/School/Dep must be forwarded t	artment/Center head. o ReACTT before the	A Research Report Approval e final report ship date will be		
		ReACTT			C		
		Office of Sponsor	ed Programs	4470	All		
		Mail Code 0420 (	arch Building, Room Campus	117A	0		
[]OSP/ReACTT	If distribution by O	SP/ReACTT, the sig	gnature of the ReAC	TT employee handling	g the report		
and the mailing date are to be entered here:							
	Distributed by:	TECH	-ANDU		0		
[]Research Security	If distribution by Re handling the repor Distributed by:	esearch Security, th t and the mailing da	e signature of the Re te are to be entered	esearch Security emp here:	-		
	Date mailed:	and the second second	-				
7. SIGNATURES and A	PPROVALS		/				
A. PD/PI			Date 0	2/12/04			
B. Division Chief or Branch	n Head		Date		3		
C. Lab/School/Department	/Center Head		Date				
D. MAPS / RAN	0/13/		Date				
			outo				



## Research' Corporation

Georgia Institute of Technology Office of Sponsored Programs Atlanta, Georgia 30332-0420 U.S.A.

> February 17, 2004 In reply refer to: E-21-6MW

Dr. Harold H. Hosack Semiconductor Research Corp. 1101 Slater Road Brighton Hall Durham, NC 27703

Subject: On-Chip Power Distribution Preliminary Report Silicon Substrate Losses Report Project Director(s): Dr. M. Swaminathan Telephone No.: (404) 894-3340 Contract No.: 2003-NJ-1063 Prime No: N/A "Electronic Modeling of Power Supply Noise in On-Chip Power Distribution Network" Period Covered: N/A

The subject report is forwarded in conformance with the contract/grant specifications.

Should you have any questions or comments regarding this report(s), please contact the Project Director or the undersigned at 404-894-4763.

Sincerely,

Thelma Woods Customer Service Representative

Addressee: 1 copy

Electromagnetic Modeling of Power Supply Noise in On-Chip Power Distribution Networks *Abstract*: This report summarizes recent results for the modeling of simultaneous switching noise in on-chip power distribution networks. The circuit models of orthogonal multi-conductor buses are first derived as frequency dependent RLGC parameters using conformal mapping and complex image theory. The analytical expressions accurately characterize the dispersive nature of interconnects over finite-resistivity substrates. Debye rational functions are then adopted to represent the frequency dependent impedance/admittance parameters. Finally, the waveform and propagation pattern of the noise are simulated using Finite Difference Time Domain (FDTD) method. The power distribution analysis including substrate effects can prevent the over-designed of power distribution networks, since the finite resistivity of the substrate help attenuate simultaneous switching noise.

E-21-6MW

3+4

Technical Results and Data: Complex image theory has been used for modeling the on-chip interconnects for extracting the frequency dependent transmission line parameters. This method takes into account the loss due to eddy currents in the silicon substrate by replacing the substrate with a conducting image plane located at a complex distance from the metal-SiO<sub>2</sub> interface as shown in Fig. 1. The numerical results show good agreement with measurement from Vector Network Analyzer for Coplanar Waveguide (CPW) on wafers with high resistivity (2000 $\Omega$ -cm) and low resisitivyt (100 $\Omega$ -cm), as shown in Fig. 2. The parameters of the CPW transmission lines were as follows:  $W_{vdd}=25\mu$ m,  $W_{gnd}=300\mu$ m,  $h_{os}=1\mu$ m and  $h_{Si}=500\mu$ m.

Due to its periodicity topology and symmetric field distribution, the capacitance of coplanar multi-conductor (CMC) structure in on-chip power distribution networks can be derived using conformal mapping as show in Fig. 3-5, using which the RLGC transmission line parameters can be extracted. The differences between RLGC parameters of a CPW and CMC structure with similar geometry, namely  $w=25\mu m$ ,  $h_{ox}=1\mu m$ ,  $h_{si}=500\mu m$  as defined in Fig. 1 with width of Vdd the same as Gnd for the CMC structure, is shown in Fig.6.

For simulating the very large equivalent circuit representing the power grid in the time domain, FDTD has been used. First order Debye approximation has been used for approximating the frequency dependent power grid, as shown in Fig. 7. Computational efficiency of FDTD is maintained since it only takes a slight modification in the algorithm to include the first-order Debye circuit model.

A software program has been developed in C++ language to construct the on-chip power grid model automatically, which takes the power grid geometry data as input and the outputs of the program are a group of text files, which are either in the format of SPICE netlist or in a format readable by parameter extraction tools. The effect of substrate resistivity on SSN has been demonstrated through a simple test vehicle, which is a 4mm×4mm chip with a three-layer power supply consisting of pitch in each layer of 20µm, 40µm, and 80µm. Two simulations have been done for the chip with the same physical setup but different substrates with high and low resistivity. The voltage at a node 1mm away from the chip center at the bottom layer has been recorded. The waveforms for the two substrate have been compared in Fig. 8. It can be clearly seen that lossy substrate helps attenuate the on-chip simultaneous switching noise by reducing the peak-to-peak value and accelerating the damping of the voltage swing.

The detailed technical results and data can be obtained in SRC publication P007759, P007760 and P007761.



Fig.1. On-chip coplanar waveguide.



Fig.2. S parameter of CPW on wafer with different resistivity







Fig. 5. Conformal mapping of Cdown



Fig. 6. RLGC parameter of CPW and coplanar multi-conductor



Fig. 7. Implementation of first order Debye approximation



Fig. 8. Switching noise on wafers with different resistivity

[P007759] J. Mao, M. Swaminathan, J. Libous and D. O'Connor, "Effect of Substrate Resistivity on Switching Noise in On-chip Power Distribution Networks", 12<sup>th</sup> Electrical Performance of Electronic Packaging, pp. 33-36, Oct.2003.

[P007760] J. Mao, W. Kim, S. Choi, M. Swaminathan, J. Libous and D. O'Connor, "Electromagnetic Modeling of Switching Noise in On-Chip Power Distribution Networks", 8<sup>th</sup> International Conference and Workshop on Electromagnetic Interference and Compatibility, Dec. 2003.

[P007761] J. Mao, M. Swaminathan, J. Libous and D. O'Connor, "Electromagnetic Modeling of On-chip Power Distribution Networks", 20<sup>th</sup> Annual Review of Progress in Applied Computational Electromagnetics, April, 2004.