A LINEAR HIGH-EFFICIENCY MILLIMETER-WAVE CMOS DOHERTY RADIATOR LEVERAGING ON-ANTENNA ACTIVE LOAD-MODULATION

A Dissertation Presented to The Academic Faculty

by

Huy Thong Nguyen

In Partial Fulfillment of the Requirements for the M.S. Degree in the School of Electrical and Computer Engineering

> Georgia Institute of Technology May 2019

COPYRIGHT © 2019 BY HUY THONG NGUYEN

A LINEAR HIGH-EFFICIENCY MILLIMETER-WAVE CMOS DOHERTY RADIATOR LEVERAGING ON-ANTENNA ACTIVE LOAD-MODULATION

Approved by:

Dr. Hua Wang, Advisor School of Electrical and Computer Engineering *Georgia Institute of Technology*

Dr. Andrew F. Peterson School of Electrical and Computer Engineering *Georgia Institute of Technology*

Dr. Gee-Kung Chang School of Electrical and Computer Engineering *Georgia Institute of Technology*

Date Approved: April 20th, 2019

ACKNOWLEDGEMENTS

I would like to say my sincerest thanks to my advisor, Dr. Hua Wang, for his attentive guidance, steady encouragement, and unconditional support. I began the project with no prior knowledge on antenna concepts, but under his guidance and support, I can gradually build up my skills to fully develop this demonstration of antenna as a multi-port network that performs active load modulation. I am very lucky that I can closely work with Hua and directly learn all the technical knowledge, circuit design techniques, and general researching skills from him.

I would like to thank Dr. Andrew F. Peterson and Dr. Gee-Kung Chang for serving as my thesis dissertation committee. I deeply appreciated all your valuable feedbacks for the completion of this thesis.

Special thanks must be credited for Dr. Taiyun Chi and Sensen Li for their help. A substantial part of this work is developed based on their prior multi-feed antenna concepts. I would like to thank Tso-Wei Li for his help during the measurement. Additionally, I would like to extend my gratitude to all members and former members of Georgia tech Electronics and MicroSystem (GEMS) lab, including Dr. Song Hu, Dr. Jong Seok Park, Dr. Taiyun Chi, Tso-Wei Li, Sensen Li, Min-Yu Huang, Fei Wang, Doohwan Jung, Moez Aziz, Edgar Garay, Yeojoon Youn, Adam Wang, Sanghoon Lee, Tzu-Yuan Huang, Amr Ahmed, Gregory Villiam Junek, Sagar Kumashi, Jeongseok Lee, Naga Sasikanth Mannem, Michael Smith, David Munzer for their discussions and support.

TABLE OF CONTENTS

ACK	NOWLEDGEMENTS	i
LIST	OF TABLES	iii
LIST	OF FIGURES	iv
LIST	OF SYMBOLS AND ABBREVIATIONS	vi
SUM	MARY	vii
Chap	ter 1: Introduction	1
Chap	ter 2: Doherty PA Architectures	3
2.1	Parallel and Series Doherty PA Architecture	3
2.2	Challenges of Doherty PA Implementation at Mm-Wave Frequencies	5
Chap	ter 3: On-Antenna Doherty Architecture	7
3.1	Proposed On-Antenna Series Combiner Structure	7
3.2	EM Implementation of the Proposed On-Antenna Doherty PA Archite	cture 9
3.3	Advantages of the Proposed Structure	12
Chap	ter 4: Far-Field Transmission and Design Considerations	14
4.1	Design Considerations of Multi-Feed Antenna	14
4.2	Doherty Radiator Analysis	15
Chap	ter 5: Doherty Radiator Design	18
5.1	Power Amplifier Unit Cell Design	18
5.2	High-Speed Adaptive Biasing Circuit	19
5.3	Input Feeding Network	21
Chap	ter 6: Measurement Results	22
6.1	Chip Fabrication	22
6.2	Continuous-Wave (CW) Measurement	23
6.3	Dynamic Modulation Measurement	26
Chap	ter 7: Conclusion	30
REFF	CRENCES	31

LIST OF TABLES

Table 1Comparison with state-of-art60-80GHzsilicon-based29PAs/Transmitters

LIST OF FIGURES

Figure 1. Generic active load modulation PA architectures proposed by William H. Doherty [23] with (a) parallel Doherty architecture, (b) series Doherty architecture, and (c) desired Doherty current-voltage trajectory
Figure 2. (a) Comparison between parallel and series combiner (b) Doherty architecture for parallel combiner (c) Doherty architecture for series combiner
Figure 3. Implementation of the series power combiner by employing either transformers or transmission lines
Figure 4. (a) Single-feed wire loop antenna (b) Proposed multi-feed antenna structure (c) Standing wave current distribution. The blue lines represent the standing-wave current distribution inside the antenna
Figure 5. [Y] matrix derivation of the proposed multi-feed structure
Figure 6.(a) EM model of the on-chip multi-feed one- λ wire loop antenna. (b) Detailed metal stack-up for the antenna design
Figure 7. Simulated [Y] matrix of the proposed on-chip multi-feed antenna. The corresponding parallel impedance values are shown on the right y-axis
Figure 8.(a) T-line and CLC equivalent structures. (b) Impedance inverting networks as capacitively-loaded T-Line
Figure 9. (a) Schematic of the proposed Doherty Radiator (b) 3D EM model of the proposed Doherty structure
Figure 10. Simulated active load modulation response of the proposed Doherty structure at 65GHz
Figure 11. Transmitter with multi-feed antenna architecture and far-field loads
Figure 12. Simulated current distribution of the multi-feed antenna at (a) deep PBO (b) 3dB PBO (c) 0dB PBO
Figure 13. (a) 3D EM simulation of the Doherty Radiator's far-field transmission (b) Simulated amplitude and phase responses at far-field

Figure 14.Top-level schematic of the proposed mm-Wave Doherty Radiator
Figure 15. Schematic of the identical Main/Auxiliary PAs
Figure 16. (a) Adaptive biasing for PA stage (b) Undesirable Auxiliary PA turn-on 20
Figure 17. (a) Schematic of the adaptive biasing circuit (b) Adaptive biasing voltage as a function of input power
Figure 18. Input network of the Doherty Radiator to generate two input signals with 90° phase difference
Figure 19. Die micrographs of the Doherty Radiator, antenna test structure, and photos of the flip-chip packaged PCBs
Figure 20. CW measurement setup
Figure 21. (a) Power distribution network to characterize the antenna gain at peak output power (b) Back-to-back test structure to measure passive loss of the antenna feeding network
Figure 22. Radiation pattern of the proposed structure in E-/H-plane at 0dB/3dB/deep PBO
Figure 23. (a-e) Measured CW performance of the Doherty Radiator at 62/63/65/67/68GHz carrier frequencies (f) CW performance summary
Figure 24. (a) Measurement setup to characterize the dynamic performance of the Doherty Radiator (b) Measured constellations and spectra of the Doherty Radiator with 0.5Gsym/s and 1Gsym/s 64QAM modulation
Figure 25. (a) Spatial Outphasing transmitter [42] and Spatial IQ combiner transmitter [43]. (b) Modulation measurement of the Doherty Radiator with 64-QAM 3Gb/s over the (b) E- plane and H-plane, illustrating wide antenna FoV

LIST OF SYMBOLS AND ABBREVIATIONS

- CW Continuous Wave
- DPD Digital Pre-Distortion
- FoV Field-of-View
 - PA Power Amplifier
- PAPR Peak-to-Average Power Ratios
 - PAE Power Added Efficiency
 - PBO Power Back Off
 - P_{SAT} Saturation Output Power
 - P_{1dB} Output Power at 1dB Gain Compression

SUMMARY

This thesis presents a Doherty Radiator architecture that explores multi-feed antennas to achieve an on-antenna Doherty load modulation network and demonstrate high-speed highefficiency transmission of wideband modulated signals. On the passive circuits, we exploit the multi-feed antenna concept to realize compact and high-efficiency on-antenna active load modulation for close-to-ideal Doherty operation, on-antenna power combining, and mm-Wave signal radiation. Moreover, we analyze the far-field transmission of the proposed Doherty Radiator and demonstrate its wide Field-of-View (FoV). On the active circuits, we employ a GHz-bandwidth adaptive biasing at the Doherty Auxiliary power amplifier (PA) path to enhance the Main/Auxiliary Doherty cooperation and appropriate turning-on/-off of the Auxiliary path. A proof-of-concept Doherty Radiator implemented in a 45nm CMOS SOI process over 62-68GHz exhibits a consistent 1.45-1.53× PAE enhancement at 6dB PBO over an idealistic class-B PA with the same PAE at P_{1dB}. The measured Continuous-Wave (CW) performance at 65GHz demonstrates 19.4/19.2dBm P_{SAT}/P_{1dB} and achieves 27.5%/20.1% PAE at peak/6dB PBO, respectively. For singlecarrier 1Gsym/s 64-QAM modulation, the Doherty Radiator shows average output power of 14.2dBm with an average 20.2% PAE and -26.7dB EVM without digital predistortion. Consistent EVMs are observed over the entire antenna FoV, demonstrating spatially undistorted transmission and constant Doherty PBO efficiency enhancement.

CHAPTER 1: INTRODUCTION

Radiators in modern mm-Wave communication transmit high-speed modulated signals with large peak-to-average power ratios (PAPR) for high spectrum efficiency and data rate [1]-[9]. This poses increasingly stringent requirements on power amplifiers (PAs)/transmitters (TXs) for power back-off (PBO) efficiency, linearity, and modulation bandwidth.

Popular PA/TX architectures for high PBO efficiency include Envelope Tracking (ET), Outphasing, Doherty, and their variants. Using an envelope detector and supply modulators, the ET PA modulates the supply voltage to track the input power level [10]-[13]. However, the ET PA's PBO efficiency is practically limited by the power efficiency and dynamic range of the supply modulator. Designing high-efficiency supply modulators with GHz modulation is challenging in practice, and most ET PAs can only handle <200MHz modulation bandwidth [10]-[13]. The outphasing PA, on the other hand, vectorially combines constant-envelope phase-modulated PAs for varying envelopes [14]-[20]. It demands extensive digital signal-processing (DSP) and digital pre-distortion (DPD) to generate phase-modulated outphasing signals with a typical ×5~7 bandwidth expansion [21][22], resulting in significant computation power and low system efficiency for GHz modulations.

In contrast, the Doherty PA employs Main/Auxiliary PAs to achieve active load modulation and an "RF-in-RF-out" solution that supports wideband modulations with low DPD overhead [23]-[41]. Several mm-Wave Doherty PAs have been reported at 60-80GHz [39][40]. However, these mm-Wave Doherty PAs only have marginal PAE enhancement

over an idealistic class-B PA, mainly due to non-ideal and lossy Doherty output networks and imperfect Main/Auxiliary PA cooperation.

We propose a Doherty Radiator architecture that explores an on-chip multi-feed antenna as part of the Doherty output network to achieve antenna-based close-to-ideal load modulation and high-speed high-efficiency transmission of large PAPR mm-Wave signals without any DPD. Additionally, we employ a GHz-bandwidth adaptive biasing circuit in the Auxiliary path to radically enhance Main/Auxiliary cooperation and thus improves the PBO PAE over the entire operation frequency. Moreover, contrary to the reported spatial Outphasing TX [42] or spatial IQ combining TXs [43] which are highly directional and support undistorted modulations over limited transmission angles, the proposed Doherty Radiator achieves high-speed and undistorted modulation over the entire antenna Field-of-View (FoV), easing TX/RX alignment in practical mm-Wave communication systems.

The thesis is organized as follows. Chapter 2 reviews the parallel and series Doherty topologies. Chapter 3/4 present the proposed Doherty Radiator with its design approach, theoretical derivation, and simulations. Chapter 5 demonstrates a proof-of-concept 62-68GHz Doherty Radiator in a 45nm CMOS SOI process. Chapter 6 shows the measurement results, and chapter 7 presents the conclusion of the thesis.

CHAPTER 2: DOHERTY PA ARCHITECTURES

To achieve PAs with high PBO efficiency, William H. Doherty in 1936 proposed two generic architectures that use either parallel or series power combiners to construct active load modulation networks [23] (Fig. 1). We summarize the differences of series and parallel Doherty architectures on their circuit realization, matrix representation, and active load modulation characteristics in Fig. 2.



Figure 1. Generic active load modulation PA architectures proposed by William H. Doherty [23] with (a) parallel Doherty architecture, (b) series Doherty architecture, and (c) desired Doherty current-voltage trajectory.

2.1 Parallel and Series Doherty PA Architecture

A two-port parallel combiner exhibits a non-singular [Z] matrix with its voltage relationship $V_1 = V_2$. For Doherty PA operation below 6dB PBO, port 2 is open-circuited and port 1 sees an impedance Z_o. At 0dB PBO, i.e., maximum output power, both ports are on and contribute equally to the combiner, and thus each sees a load impedance of 2Z_o. To complete the parallel Doherty structure, an additional $\lambda/4$ impedance inverter with 2Z_o characteristic impedance is added to port 1 so that the Main PA sees a reduced load impedance versus output power ($4Z_0$ at or below 6dB PBO and $2Z_0$ at 0dB PBO), which extends the Main PA linearity and maximizes its efficiency, achieving the desired parallel Doherty operation [Fig. 2(b)].

(a)	Parallel Combiner	Series Combiner					
Circuit Realization	1° v V V V V V V V V V V V V V V V V V V V						
Matrix Form	$[Z] = \begin{bmatrix} Z_0 & Z_0 \\ Z_0 & Z_0 \end{bmatrix}$	$[Y] = \begin{bmatrix} Y_o & -Y_o \\ -Y_o & Y_o \end{bmatrix}$					
Relationship	$V_1 = V_2$	$I_1 = I_2$					
6dB PBO	Z ₁ = Z ₀ Z ₂ = open	$Z_1 = Z_0$ $Z_2 = short$					
0dB PBO	$Z_1 = Z_2 = 2Z_0$	$Z_1 = Z_2 = Z_0/2$					
Doherty Architecture	Fig.2b	Fig.2c					
Doherty Load Modulation	$4Z_0 \rightarrow 2Z_0$	$Z_0 \rightarrow Z_0/2$					
$ \underbrace{\overset{2Z_{o}, 90^{\circ}}{\text{Main}}}_{\text{p1}} \boxed{[Z] = \begin{bmatrix} Z_{0} & Z_{0} \\ Z_{0} & Z_{0} \end{bmatrix}}_{\text{p2}} \text{Aux} \underbrace{\overset{2-90^{\circ}}{\text{Aux}}}_{\text{b}} \boxed{[Z] = \begin{bmatrix} Z_{0} & Z_{0} \\ Z_{0} & Z_{0} \end{bmatrix}}_{\text{p2}} \boxed{[Z]}_{\text{b}} [Z$							
<u>``</u>							
$\underline{\mathbf{z0}^{\circ}}_{\text{Main}} \mathbf{Main}_{\mathbf{p1}} [Y] = \begin{bmatrix} Y_0 & Y_0 \\ Y_0 & Y_0 \end{bmatrix} \underbrace{Z_o/2, 90^{\circ}}_{\mathbf{p2}} \mathbf{Aux} \mathbf{z90^{\circ}}_{\mathbf{p2}}$							
(c)							

Figure 2. (a) Comparison between parallel and series combiner (b) Doherty architecture for parallel combiner (c) Doherty architecture for series combiner.

On the contrary, a two-port series combiner demonstrates a non-singular [Y] matrix with its current relationship $I_1=I_2$. Below 6dB PBO, port 2 is short-circuited such that port 1 sees the total load impedance of Z_0 . At 0dB PBO, both ports are on and each should see a load of $Z_0/2$ for symmetrical power driving. By duality, forming a series Doherty architecture requires adding a $\lambda/4$ impedance inverter with characteristic impedance of Z₀/2 at port 2 [Fig. 2(c)]. At deep PBO (or below 6dB PBO), the $\lambda/4$ line converts the open-circuited termination of the turned-off current-mode Auxiliary PA to a short termination at port 2 of the series combiner so that the Main PA sees a load impedance Z₀. At 0dB PBO, both Main and Auxiliary PAs see a Z₀/2 load for symmetrical power driving. Overall, from deep PBO to 0dB PBO, the Main PA load impedance decreases from Z₀ to Z₀/2, while the Auxiliary PA load reduces from ∞ to Z₀/2, demonstrating the desired series Doherty operation [Fig. 2(c)].

2.2 Challenges of Doherty PA Implementation at Mm-Wave Frequencies



Figure 3. Implementation of the series power combiner by employing either transformers or transmission lines.

Compared to the parallel combiner that intrinsically scales up the load impedance, the series combiner naturally scales down the load, which is more appealing for voltage-limited silicon process. However, at mm-Wave frequencies, implementation of a series combiner entails practical challenges. To realize the [Y] matrix of the series combiner, commonly-

used techniques include transformer-based and transmission line-based (T-line-based) implementations (Fig. 3). The transformer-based approach utilizes two or more coils to share the magnetic flux in series for power combining [44] [45]. At mm-Wave frequencies, the transformer series combiners generally exhibit strong coil-to-coil capacitive coupling, resulting in imperfect balancing and severely compromised series combiner [Y] matrix behavior. On the other hand, the T-line-based structures involve two λ /4 lines that inherently demand an extensive area and do not naturally support differential PA implementations. Overall, the above challenges limit implementations of efficient series Doherty output network at high mm-Wave frequencies.

CHAPTER 3: ON-ANTENNA DOHERTY ARCHITECTURE

At high mm-Wave frequencies, antenna sizes are often comparable to active circuits. Conventional off-chip antennas would need packaging technologies with fine feature sizes and low parasitic effects and signal loss. Thus, directly integrating antennas on-chip with front-end circuits becomes a viable option at high mm-Wave regime. Moreover, this close antenna-electronics co-design opens the door to various circuit topologies to achieve unprecedented performance[46]-[60].

3.1 Proposed On-Antenna Series Combiner Structure



Figure 4. (a) Single-feed wire loop antenna (b) Proposed multi-feed antenna structure (c) Standing wave current distribution. The blue lines represent the standing-wave current distribution inside the antenna.

In this work, we leverage this concept of antenna-electronics co-design and exploit a multifeed antenna [55][56] to realize a mm-Wave Doherty Radiator. On fully integrated silicon, the proposed network performs signal-processing of the mm-Wave Si PA outputs to simultaneously achieve on-antenna power combining, radiation, and Doherty active load modulation with high-efficiency and high-linearity. As a specific example, a resonant multi-feed one- λ wire loop antenna is explored to construct a series Doherty output network (Fig. 4). Starting from a conventional single-feed loop antenna [Fig. 4(a)], we open a new symmetrical feed at the opposite side of the loop to form the multi-feed antenna structure [Fig. 4(b)]. At resonance, the standing wave current distribution is formed inside the loop such that the currents peak at two input locations with the same magnitude and phase (I₁ = I₂), while the current nulls happen at the middle nodes A and B (I_A=I_B=0) [Fig. 4(c)].



Figure 5. [Y] matrix derivation of the proposed multi-feed structure.

The multi-feed structure is inherently a passive, linear, and reciprocal two-port electrical network, so it can be analyzed through its [Y] matrix (Fig. 5). The Y-parameters Y_{11} and Y_{21} can be derived by exciting a voltage V_e at port 1 and assuming a short-circuited termination at port 2. With this short termination condition, the multi-feed structure now resembles a single-feed loop antenna. Under the excitation voltage V_e , the current I_1 equals V_e/Z_{rad} , where Z_{rad} is the radiation impedance of the single-feed antenna. Since the standing

wave current distribution is formed inside the loop, the magnitude and phase of current I_2 equals to that of current I_1 , and thus $I_2 = V_e/Z_{rad}$. Therefore, we will have

$$Y_{11} = Y_{21} = 1/Z_{rad}.$$
 (1)

Similarly, the Y-parameters Y_{22} and Y_{12} can be derived based on symmetry:

$$Y_{22} = Y_{12} = 1/Z_{rad} \tag{2}$$

The antenna's complete [Y] matrix is thus mathematically identical to an ideal series power combiner:

$$[Y] = \begin{bmatrix} Y_o & Y_o \\ Y_o & Y_o \end{bmatrix} (where Y_o = 1/Z_{rad}),$$
(3)

indicating their electrical equivalency and therefore a multi-feed one- λ wire loop antenna can be employed as an ideal series power combiner at its resonance frequency.

3.2 EM Implementation of the Proposed On-Antenna Doherty PA Architecture



Figure 6.(a) EM model of the on-chip multi-feed one- λ wire loop antenna. (b) Detailed metal stack-up for the antenna design.

Figure 6(a) illustrates the 3D EM model of the on-chip multi-feed antenna, while Figure 6(b) depicts the metal stack used in this design. The antenna is designed on the 4μ m

Aluminum layer. In this work, we further shape the loop antenna ground such that it exhibits double resonance for bandwidth extension [60]. The antenna occupies $650 \times 650 \mu m^2$ with 10 μm trace width and 35 μm ground separation. The simulated radiation efficiency is 83% on a standard high resistivity silicon provided by GlobalFoundries advanced SOI processes. Figure 7 depicts the simulated [Y] matrix of the multi-feed network. Dual resonance frequencies occur at 60GHz and 70GHz, resulting in relatively constant *Real* and *Imag*. [Y] parameters over 62-68GHz. Across the entire antenna bandwidth, *Real*(Y_{11}) = *Real*(Y_{21}) and *Imag*.(Y_{11}) = *Imag*.(Y_{21}) \approx 0, verifying the desired [Y] matrix response. The simulation matches well with the theoretical prediction and validates the expected series combiner response of the on-chip multi-feed antenna structure.



Figure 7. Simulated [Y] matrix of the proposed on-chip multi-feed antenna. The corresponding parallel impedance values are shown on the right y-axis.



Figure 8.(a) T-line and CLC equivalent structures. (b) Impedance inverting networks as capacitively-loaded T-Line.



Figure 9. (a) Schematic of the proposed Doherty Radiator (b) 3D EM model of the proposed Doherty structure.

The series Doherty architecture entails an additional impedance inverting network in the Auxiliary path [Fig. 2(c)]. Conventionally, the quarter wavelength T-line is often employed to invert the impedance. By transforming between equivalent T-line and CLC structures

[Fig. 8(a)], the impedance inverting network can be designed as a capacitively-loaded Tline to ensure its short electrical length for size reduction [Fig. 8(b)]. Figure 9 depicts the overall schematic and 3D EM model of the proposed Doherty Radiator. The differential Main PA directly connects the on-chip antenna while the differential Auxiliary PA directly connects to the impedance inverting network with no additional impedance transformation network. Shunt inductors provide supply feeding and resonate out the Main/Auxiliary PA output capacitors.



3.3 Advantages of the Proposed Structure

Figure 10. Simulated active load modulation response of the proposed Doherty structure at 65GHz.

The proposed architecture offers several advantages. First, the antenna-based Doherty is inherently a low-loss power combining structure, as on-antenna power combining is typically less lossy than conventional power combining methods [53]-[58]. Second, the antenna-electronics co-design substantially simplifies on-chip passive networks. Typical series Doherty architectures demand transformer-based or T-line-based series combiners.

Meanwhile, the Doherty Radiator merges such area-consuming circuits into the antenna, eliminating additional passives and more importantly their loss. Third, the Doherty Radiator demonstrates excellent signal-processing accuracy. The derived [Y] matrix indicates that the multi-feed antenna is electrically equivalent to a differential series-combiner, while using top thick metal layers to construct on-chip antennas minimizes process variations in practice. Overall, we achieve a close-to-ideal Doherty active load modulation by antenna-electronics co-designs (Fig. 10).

CHAPTER 4: FAR-FIELD TRANSMISSION AND DESIGN

CONSIDERATIONS

4.1 Design Considerations of Multi-Feed Antenna



Figure 11. Transmitter with multi-feed antenna architecture and far-field loads

Multi-feed radiators do not follow the conventional approach of delivering power to either a fixed 50Ω impedance or a single-input antenna. Instead, transmitted power is distributed to the multiple antenna feeds to perform on-antenna signal processing and is finally received by far-field receiver antennas. A generalized figure is shown in Fig. 11. Conventional terminal circuit parameters such as output power or large-signal linearities (AM-AM, AM-PM) are less meaningful at the antenna multi-feeds, since the transmitted signals often exhibit dissimilar magnitudes/phases and have not performed on-antenna signal processing at those feed terminals. To resolve this ambiguity, we expand the definition of the final load of the multi-feed radiator to the target RX antenna load in farfield. Subsequently, this load captures the complete on-antenna operations and all nonidealities in free-space propagation and communication channel, quantifying the largesignal AM-AM and AM-PM linearities of the entire radiator/transmitter chain. Additionally, a far-field receiver and the Friis transmission equation can be used to derive the radiator output power given the path loss, polarization, and TX/RX antenna gains.

4.2 Doherty Radiator Analysis

We apply these considerations to characterize our proposed Doherty Radiator. It is worth noting that the driving conditions in the Doherty Radiator varies versus the PBO level. At deep PBO, the Auxiliary PA turns off, thus only the Main PA delivers power to the antenna. During the Doherty operation at medium/low PBO, the Auxiliary/Main PA power ratio gradually increases. Eventually, at 0dB PBO, both Main/Auxiliary PAs contribute the same amount of power to the Doherty Radiator. This varying driving condition causes redistribution and superposition of on-antenna radiation currents, which is different from previously reported multi-feed radiators with fixed antenna's driving condition (in-phase equal-magnitude signals at all feeds) across PBO levels [53]-[57].



Figure 12. Simulated current distribution of the multi-feed antenna at (a) deep PBO (b) 3dB PBO (c) 0dB PBO.

To maintain large-signal linearity at far-field receivers, the radiation pattern/gain of the Doherty Radiator must remain the same across the Doherty operation over the entire antenna FoV. Otherwise, spatially dependent AM-AM/AM-PM nonlinearity will appear and corrupt the demodulated signals. Figure 12 depicts the simulated current distribution of the multi-feed antenna at deep PBO, 3dB PBO, and 0dB PBO, where the Auxiliary path is completely turned off, intermediately turned on, and completely turned on, respectively. We observe a standing-wave current distribution inside the loop, where current peaks are at the feeding locations and current nulls are at the middle-nodes A &B. The simulated current distributions are mostly identical, suggesting a stable radiation pattern of the proposed structure during the Doherty active load modulation.



Figure 13. (a) 3D EM simulation of the Doherty Radiator's far-field transmission (b) Simulated amplitude and phase responses at far-field.

Through 3D EM simulation, the full communication link is demonstrated with the Doherty Radiator as the TX and two dipoles at the far-field as the target RXs (Fig. 13). One dipole

is at the boresight main lobe ($\varphi = 0^\circ, \theta = 180^\circ$) and the other is at the non-boresight direction ($\varphi = 0^\circ, \theta = 225^\circ$). Both dipoles are terminated with their matched loads of 78 Ω and the Doherty Radiator is driven by idealistic class-B linear Main/Auxiliary PAs to quantify the AM-AM/AM-PM nonlinearity only due to the radiator. With the desired Doherty Main/Auxiliary cooperation, we observe excellent large-signal linearity at the two far-field dipoles with very similar <0.2dB AM-AM and <1.5° AM-PM variations. The far-field simulation validates that the multi-feed Doherty Radiator adds minimal large-signal non-linearity to the overall TX/RX wireless link even with varying Main/Auxiliary driving condition across the Doherty operation.

CHAPTER 5: DOHERTY RADIATOR DESIGN

The top-level schematic of the Doherty Radiator is shown in Fig. 14. It consists of an antenna-based Doherty output network (Chapter 4-5), symmetric Main/Auxiliary PAs, a high-speed adaptive biasing at Auxiliary path, and a 90° coupler input feed.





5.1 Power Amplifier Unit Cell Design

The Main/Auxiliary PAs comprise a common source Driver and a cascode PA (Fig. 15). The DC supply is 1.9V for the PA and 1V for the driver. Neutralization capacitors are employed to boost the power gain and enhance the reverse isolation. At input and interstage, transformers are utilized as impedance matching networks. The single-ended input impedances of the Main/Auxiliary PAs are matched to 50Ω . Additional T-lines are added between the common source and common gate of the cascode PA as inter-stack matching to improve the current gain [62][63]. At the output stage, high-Q shunt inductors are used to resonate out the PA output parasitic capacitance and provide supply feeding. Unlike many differential PA designs that use output baluns, the Doherty Radiator employs differential multi-feed antenna to directly combine the differential PA output signals,

eliminating the need for lossy baluns and further improving the balancing of the output stage.



Figure 15. Schematic of the identical Main/Auxiliary PAs.

5.2 High-Speed Adaptive Biasing Circuit

Differential Doherty operation demands the Main/Auxiliary PA output currents to follow a desired Doherty current relationship [Fig. 1(c)]. In practice, auxiliary PAs are often biased at class-C region to enable its turning-on at high input power. However, for most Si devices, class-C operation at mm-Wave frequencies exhibit limited sub-threshold transistor gain, early compression, and imperfect Main/Auxiliary cooperation. Adaptive biasing is a popular technique to improve the turn-on characteristics of the Auxiliary PA path (Fig. 16)[40][41]. It is worth mentioning that applying adaptive biasing only at the PA stage is often insufficient for Doherty PAs in advanced Si processes. Even at deep PBO, the driver output voltage swing can be sufficiently high to unwantedly turn-on the Auxiliary PA and result in degraded Main/Auxiliary cooperation and low PBO PAE.



Figure 16. (a) Adaptive biasing for PA stage (b) Undesirable Auxiliary PA turn-on.



Figure 17. (a) Schematic of the adaptive biasing circuit (b) Adaptive biasing voltage as a function of input power.

In this work, we apply adaptive biasing for both driver and PA stages (Fig. 17), such that at deep PBO the gate voltage of the common source transistors for the driver and PA stages are all biased at ~0V. Subsequently, the Auxiliary path completely turns off at deep PBO. Meanwhile, the gate biasing rapidly increases during the desired Doherty operation [Fig. 15(b)]. At 0dB PBO, the Auxiliary path fully turns on and delivers similar output power and large-signal gain as the Main path. Overall, besides avoiding undesired Auxiliary turning-on, this approach also reduces the power consumption of the Auxiliary path and further enhances the overall radiator PAE at deep PBO.

In addition, the adaptive biasing circuit must be sufficiently fast to support high-speed modulation. As the AM modulation bandwidth is typically $\times 3 \sim 5$ that of the complex modulation, the bandwidth of the adaptive biasing must be at least 3GHz to accommodate 1Gsym/s modulated signal. In this work, the simulated bandwidth of the adaptive biasing circuit is ~ 5 GHz.

5.3 Input Feeding Network



Figure 18. Input network of the Doherty Radiator to generate two input signals with 90° phase difference.

An on-chip 50 Ω 90° coupled line generates the Main/Auxiliary input signals. The coupled line directly feeds the 50 Ω Main/Auxiliary PA inputs by its through/coupled ports respectively. Both feed lines have the same length to ensure the desired 90° phase difference. The coupler isolation port is terminated with 50 Ω to provide isolation between the Main and Auxiliary PAs (Fig. 18). This isolation further enhances the stability of the Doherty Radiator.

CHAPTER 6: MEASUREMENT RESULTS



6.1 Chip Fabrication

Figure 19. Die micrographs of the Doherty Radiator, antenna test structure, and photos of the flip-chip packaged PCBs.

As a proof-of-concept, the 62-68GHz Doherty Radiator is fabricated in GlobalFoundries 45nm CMOS SOI process with trap-rich high resistivity substrate (>200 Ω ·cm) for lowloss on-chip antennas [61]. The chip is 1.7×1.9 mm² including the on-chip antenna and pads. A separate antenna test structure in the same process is used for antenna stand-alone characterization. Both the Doherty Radiator and the test structure are flip-chip packaged on a Rogers CLTE-ATTM laminate to perform back-side radiation. With considerably higher permittivity (~12) than air or PCB (~1-3), the silicon substrate traps most of the electric fields and radiated power to the back of the chip, leading to backside radiation with simulated back-to-front ratio of 3.3. The PCB has a ground opening in all the layers underneath the chip. Southwest end-launch connectors are used to feed the mm-Wave input signals. Figure 19 shows the micrographs of the Doherty Radiator, antenna test structure, and photos of the flip-chip packaged PCBs.

6.2 Continuous-Wave (CW) Measurement



Figure 20. CW measurement setup.



Figure 21. (a) Power distribution network to characterize the antenna gain at peak output power (b) Back-to-back test structure to measure passive loss of the antenna feeding network.

Figure 20 depicts the CW measurement setup. The CW input signal is generated from a VDI V-band source, amplified by an external amplifier, monitored by a 3dB coupler with power sensor, and applied to the Doherty Radiator chip input. Then the signal is amplified and radiated by the Doherty Radiator chip. At far-field (d = 0.8m), the CW signal is received by a horn antenna and the received power is measured by a power sensor. The total output power P_{out} of the Doherty Radiator is calculated as the power delivered to the antenna:

$$P_{out} = EIRP - G_{antenna}.$$
 (4)

The Equivalent Isotropically Radiated Power (*EIRP*) is then derived based on the Friis transmission equation:

$$EIRP = P_{received} - G_{horn} + Pathloss,$$

$$where Pathloss = 20log(\frac{4\pi d}{\lambda}).$$
(5)

The antenna gain $G_{antenna}$ is characterized from the antenna test structure. While Doherty Radiator gain is constant across the Doherty operation [Fig. 13(b)], we measure the antenna test structure gain at 0dB PBO to specifically characterize the peak total output power. Since the Main/Auxiliary PAs contribute the same power to the antenna at 0dB PBO, a Tjunction power divider and Marchand baluns are implemented as the feeding network to deliver equal power to the two differential feeds of the antenna [Fig. 21(a)]. In addition, we measure the loss of the feeding network of this antenna by a back-to-back feed test structure [Fig. 21(b)]. At 65GHz, the measured antenna gain is 4.5dBi and the radiation pattern of the multi-feed Doherty Radiator versus various power level is depicted in Fig. 22. The measured radiation pattern remains stable during the Doherty operation and demonstrates a close match between the measurement and simulation results.



Figure 22. Radiation pattern of the proposed structure in E-/H-plane at 0dB/3dB/deep PBO

Figure 23 shows the measured CW performance and a performance summary of the Doherty Radiator. Across operation frequencies, the PAE curves demonstrate two distinct regions: the Doherty region with a substantially boosted PAE response for 0-6dB PBO and a class-AB region below 6dB PBO after the Auxiliary path turns off. The measured Doherty Radiator exhibits radical PAE enhancement at 6dB PBO compared to an idealistic class-B PA normalized with the same PAE at P_{1dB} , demonstrating consistent 1.45-1.53× PAE improvement across 62-68GHz. The PAE closely tracks the drain efficiency of PA stage due to the adaptive biasing applied in the Auxiliary PA path. Additionally, the Doherty Radiator features an excellent AM-AM linearity with only <0.7dB difference between P_{sat} and P_{1dB} over the entire 62-68GHz, which benefits from both on-antenna Doherty output network and adaptive biasing. At 65GHz, the measured saturated EIRP/ P_{sat}/P_{1dB} are 23.9/19.4/19.2dBm, respectively. The total measured PAE including adaptive biasing power consumption at 0dB/6dB PBO are 27.5%/20.1% respectively, exhibiting 1.46× PAE improvement over an idealistic class-B PA and 2.92× PAE

enhancement over an idealistic class-A PA with the same PAE at 0dB PBO. Accounting the simulated 83% radiation efficiency, the peak radiated power is 18.6dBm, which is 0.8dB less than the peak power delivered to the antenna of 19.4dBm.



Figure 23. (a-e) Measured CW performance of the Doherty Radiator at 62/63/65/67/68GHz carrier frequencies (f) CW performance summary.

6.3 Dynamic Modulation Measurement

Next, we characterize the dynamic measurement of the Doherty Radiator. Figure 24(a) depicts the modulation measurement setup. The modulated signal is generated by an arbitrary waveform generator (AWG), up-converted by a mixer with an image-rejection filter, amplified by external amplifiers, and applied to the Doherty Radiator input. After amplification by the Doherty PAs and radiation from the on-chip multi-feed antenna, the modulated output wave at far-field is received by a horn antenna. The signal is then amplified by a low noise amplifier, down-converted by a mixer, amplified again, and analyzed by an oscilloscope. In addition, a wireless loop-back test with two horn TX/RX antennas is employed to perform channel equalization and characterize the EVM floor of the measurement setup. Figure 24(b) depicts the modulation performance of the Doherty

Radiator. The Doherty Radiator supports 3Gbit/s and 6Gbit/s 64-QAM modulation transmission. For 0.5/1Gsym/s 64-QAM without DPD and at average power of 14.5/14.2dBm, the measured EVMs are -28.06/-26.7dB, the measured ACPRs are -26.97/- 25.8dBc, and the measured average PAEs are 21.2%/20.2% respectively.



Figure 24. (a) Measurement setup to characterize the dynamic performance of the Doherty Radiator (b) Measured constellations and spectra of the Doherty Radiator with 0.5Gsym/s and 1Gsym/s 64QAM modulation.



Figure 25. (a) Spatial Outphasing transmitter [42] and Spatial IQ combiner transmitter [43]. (b) Modulation measurement of the Doherty Radiator with 64-QAM 3Gb/s over the (b) E-plane and H-plane, illustrating wide antenna FoV.

Previous literature have shown PA/TX architectures with spatial power combining such as the Spatial Outphasing TX [42] and Spatial IQ Combiner TX [43] [Fig.25(a)]. However, due to the vectoral spatial signal combining, these designs fundamentally exhibit substantially narrower FoV than the intrinsic antenna FoV. Furthermore, undistorted modulations only exist at specific directions and are severely distorted if the TX/RX angles are slightly mis-aligned (e.g., by only ~5-10° in the design of Spatial Outphasing [42]). On the other hand, the Doherty Radiator combines the TX outputs on the antenna and simultaneously radiates out, avoiding any vectoral spatial combining and ensuring undistorted modulation over the full antenna FoV. Figures 25(b)-(c) depict the modulation results of the Doherty Radiator over various radiation directions. Given the horn antenna rotating with 3° increments over ~ -60° to $+60^{\circ}$ zenith angle in both E-/H-planes, measurement data show that the Doherty Radiator is angle-independent, achieving undistorted modulation and consistent EVMs over the entire FoV. In practical wireless communication scenarios, this helps to establish reliable links and substantially ease the TX/RX alignment. Moreover, multiple Doherty Radiators can form a phased array, where each unit does not compromise the array FoV, thus particularly suitable for massive MIMO applications.

Table I compares the Doherty Radiator with state-of-art [62]-[85]. Compared with 60-80GHz PAs/TXs, the Doherty Radiator features a PA architecture supporting highefficiency high-speed transmission of modulated signals and demonstrating the record PBO efficiency enhancement ratio at 6dB PBO, absolute PAE value at 6dB PBO, and average PAE for 3Gbit/s and 6Gbit/s 64-QAM wireless transmission. It is worth mentioning that using the same principle, an on-antenna Doherty network or in general active load modulation network can also be implemented on other types of baseline antenna, such as patch, dipole, spiral, bow-tie, etc. The loop-based Doherty Radiator shown in this paper is just a demonstration example.

	This work		[39] Greene, JSSC' 17	[40] Kaymaksut, TMTT'15	[43] Chen, ISSCC'13	[53] Chi, ISSCC'17	[74] Khalaf, JSSC'16	[68] Zhao, TMTT'15	[79] Lin, TMTT'16	[72] Chappidi, JSSC'17	[81] Datta, JSSC'17	[78] Jayamon, RFIC'16
Architecture	Antenna-based Doherty		Doherty	Doherty	Spatial IQ combiner	On-antenna combiner	Digital Polar Tx	Class AB	Class AB	Asymmetric Combiner	Stacked Class-E	Stacked PMOS
Frequency (GHz)	65		62	72	60	60	60	80	76	55	83	78
V _{DD} (V)	1.9		3.6	1.5	1	2	0.9	0.9	1.8	4	6.5	3.6
P _{sat} (dBm)	P _{sat} (dBm) 19.4 [‡] *		17.5*	21	9.6	27.9 [‡]	10.8	20.9	27.3	23.6	23.3	18.7
P _{1dB} (dBm)	P _{1dB} (dBm) 19.2		17.1	19.2	9.6	25	7.4	17.8	22.3	19.9		15*
Peak PAE		28.3%		13.6%	28.5%	23.4%	29.8%	22.3%	12.4%	27.7%	17.1%	24%
PAE @ P1dB	27.	.5%	23.7%	12.4%	28.5%	16.2%	15% *	12%	3% *	15.7%		20% *
PAE @ 6dB PBO	20.	.1%	13%	7%	14.25%*	6%*	4.5% *	4.5% *	1% *	7% *		8% *
PAE Enhancement Ratio at 6dB PBO"	1.46		1.10	1.13	1	0.74 *	0.6 *	0.75 *	0.67 *	0.89 *	-	0.8 *
Mod. Scheme Data Rate SNR (MER) P _{avg} PAE _{avg}	64-QAM 3Gb/s 24.3dB 14.5dBm 21.2%	64-QAM 6Gb/s 23dB 14.2dBm 20.2%	-	64-QAM 0.6Gb/s 25.6dB 15.9dBm 7.2%	16-QAM 6Gb/s 16.2dB 6dBm* 16.5%	64-QAM 4.8Gb/s 25.4dB 19.3dBm 5.3%	16-QAM 6.7Gb/s 18.1dB 3.6dBm 	64-QAM 3Gb/s 24.7dB 11.9dBm 	-	64-QAM 3Gb/s 21dB 14.8 dBm 	-	
Active Area (mm ²)	0.3 / 3.23†		0.6	0.19	-	10.5 [†]	<0.18	0.19	6.48	1.02	1.95	0.12
Technology	nology 45nm CMOS SOI		130nm SiGe	40nm CMOS	65nm CMOS	45nm CMOS SOI	40nm CMOS	40nm CMOS	90nm SiGe	130nm SiGe	90nm SiGe	32nm CMOS SOI

Table 1 – Comparison with state-of-art 60-80GHz silicon-based PAs/Transmitters

* Estimated from reported figures ** Compared to an idealistic class-B PA with the same PAE at P1dB *Wireless-based power measurement *Peak P_{Radiated} = 18.6dBm with simulated 83% radiation efficiency *Including pads and on-chip antenna

CHAPTER 7: CONCLUSION

The main purpose of this work is to investigate the possibility of employing antennas as a multi-feed network that performs active load modulation. As a proof-of-concept demonstration, we present a mm-Wave Doherty architecture leveraging a loop-based multi-feed network to support high energy-efficiency transmission of wideband modulated signal. Theoretical analysis and simulated results prove that the proposed antenna structure is electrically equivalent to a differential series combiner, which lead to an on-antenna series Doherty network that exhibits desirable Doherty active load modulation behavior. A general viewpoint on a multi-feed antenna wireless link system has been discussed, where the definition of final load is expanded to far-field receivers, and the condition of consistent radiation pattern during Doherty operation and power back-off is investigated and achieved. Additionally, adaptive biasing circuit is designed at the Auxiliary path to linearize the Doherty Radiator, such that wideband modulated signals can be transmitted without DPD. Overall, the Doherty Radiator demonstrates substantial efficiency enhancement at PBO (1.46-1.53× PAE enhancement at 6dB PBO compared to an idealistic class-B PA normalized with the same PAE at P1dB) and illustrates undistorted constellation up-to 6Gbit/s 64QAM over the entire antenna FoV.

REFERENCES

- A. Valdes-Garcia *et al.*, "A fully integrated 16-element phased-array transmitter in SiGe BiCMOS for 60-GHz communications," *IEEE J. Solid-State Circuits*, vol. 45, no. 12, pp. 2757–2773, Dec. 2010.
- [2] S. Emami *et al.*, "A 60GHz CMOS phased-array transceiver pair for multi-Gb/s wireless communications," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2011, pp. 164–165.
- [3] A. Natarajan *et al.*, "A fully-integrated 16-element phased-array receiver in SiGe BiCMOS for 60-GHz communications," *IEEE J. Solid-State Circuits*, vol. 46, no. 5, pp. 1059–1075, May 2011.
- [4] H. Wang and K. Sengupta, *RF and Mm-Wave Power Generation in Silicon*. Cambridge, MA, USA: Academic Press, 2015.
- [5] S. Zihir, O. D. Gurbuz, A. Kar-Roy, S. Raman, and G. M. Rebeiz, "60-GHz 64- and 256-elements waferscale phased-array transmitters using full-reticle and subreticle stitching techniques," *IEEE Trans. Microw. Theory Techn.*, vol. 64, no. 12, pp. 4701–4719, Dec. 2016.
- [6] K. Kibaroglu, M. Sayginer and G. M. Rebeiz, "A Low-Cost Scalable 32-Element 28-GHz Phased Array Transceiver for 5G Communication Links Based on a 2x2 Beamformer Flip-Chip Unit Cell," in *IEEE Journal of Solid-State Circuits*.
- [7] T. Sowlati *et al.*, "A 60GHz 144-element phased-array transceiver with 51dBm maximum EIRP and ±60° beam steering for backhaul application," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2018, pp. 66-68.
- [8] J. D. Dunworth *et al.*, "A 28GHz Bulk-CMOS dual-polarization phased-array transceiver with 24 channels for 5G user and basestation equipment," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2018, pp. 70-72.
- [9] S. Shahramian, M. Holyoak, A. Singh, B. J. Farahani and Y. Baeyens, "A fully integrated scalable Wband phased-array module with integrated antennas, self-alignment and self-test," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2018, pp. 74-76.
- [10] P. Asbeck and Z. Popovic, "ET Comes of Age: Envelope Tracking for Higher-Efficiency Power Amplifiers," *IEEE Microwave Magazine*, vol. 17, no. 3, pp. 16-25, May 2016.
- [11] J. J. Yan, C. D. Presti, D. F. Kimball, Y.-P. Hong, C. Hsia, P. M. Asbeck, and J. Schellenberg, "Efficiency Enhancement of mm-Wave Power Amplifiers Using Envelope Tracking," IEEE Microwave Wireless Compon. Lett., vol. 21, no. 3, pp. 157–159, Mar. 2011.
- [12] Zoya Popovic, "Amping Up the PA for 5G: Efficient GaN Power Amplifiers with Dynamic Supplies," *IEEE Microwave Magazine*, vol. 18, no. 3, pp. 137 – 149, May 2017.
- [13] D. Chowdhury, S. R. Mundlapudi and A. Afsahi, "2.2 A fully integrated reconfigurable wideband envelope-tracking SoC for high-bandwidth WLAN applications in a 28nm CMOS technology," *IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers*, Feb. 2017.
- [14] H. Chireix, "High power outphasing modulation," in *Proc. IRE*, vol. 23, no. 11, pp. 1370–1392, Nov. 1935.
- [15] S. Moloudi, K. Takinami, M. Youssef, M. Mikhemar, A. Abidi, "An Outphasing Power Amplifier for a Software-Defined Radio Transmitter," IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, pp. 568-569, Feb. 2008.

- [16] S. Lee and S. Nam, "A CMOS Outphasing Power Amplifier with Integrated Single-Ended Chireix Combiner," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 57, no. 6, pp. 411-415, 2011.
- [17] T. W. Barton, A. S. Jurkov, P. Pednekar, and D. J. Perreault, "Multi-Way Lossless Outphasing System Based on an All-Transmission-Line Combiner," IEEE Trans Microw Theory Tech., vol. 64, pp. 1313– 1326, Apr. 2016.
- [18] D. Zhao, S. Kulkarni, P. Reynaert, "A 60-GHz Outphasing Transmitter in 40-nm CMOS," IEEE J. Solid-State Circuits, vol. 47, no. 12, pp. 3145–3183, Dec. 2012.
- [19] M. Mehrjoo, J. Buckwalter, "A microwave injection-locking outphasing modulator with 30dB dynamic range and 22% system efficiency in 45nm CMOS SOI," *IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers*, pp. 244-245, Feb. 2016.
- [20] P. A. Godoy, S. Chung, T. W. Barton, D. J. Perreault, and J. L. Dawson, "A 2.4-GHz, 27-dBm Asymmetric Multilevel Outphasing Power Amplifier in 65-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 47, no. 10, pp. 2372–2384, Oct. 2012.
- [21] J. Park, Y. Wang, S. Pellerano, C. Hull, H. Wang, "A 24dBm 2-to-4.3GHz Wideband Digital Power Amplifier with Built-In AM-PM Distortion Self-Compensation," *IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers*, Feb. 2017.
- [22] J. S. Park, Y. Wang, S. Pellerano, C. Hull, and H. Wang, "A CMOS wideband current-mode digital polar power amplifier with built-in AM-PM distortion self-compensation," *IEEE J. Solid-state Circuits*, vol. 53, no. 2, pp. 340–356, Feb. 2018.
- [23] W. H. Doherty, "A new high efficiency power amplifier for modulated waves," in *Proc. IRE*, vol. 24, no. 9, pp. 1163-1182, Sep. 1936.
- [24] J. H. Qureshi, N. Li, W. E. Neo, F. van Rijs, I. Blednov and Leo de Vreede, "A Wide-Band 20W LMOS Doherty Power Amplifier," *IEEE MTT-S Int. Microwave Symp. Dig.*, pp. 1504-1507, May 2010.
- [25] W. Chen et al., "Design and Linearization of Concurrent Dual-Band Doherty Power Amplifier with Frequency-Dependent Power Ranges," in *IEEE Transactions on Microwave Theory and Techniques*, vol. 59, no. 10, pp. 2537-2546, Oct. 2011.
- [26] A. Grebennikov and J. Wong, "A Dual-Band Parallel Doherty Power Amplifier for Wireless Applications," in *IEEE Transactions on Microwave Theory and Techniques*, vol. 60, no. 10, pp. 3214-3222, Oct. 2012.
- [27] A. M. Mahmoud Mohamed, S. Boumaiza and R. R. Mansour, "Reconfigurable Doherty Power Amplifier for Multifrequency Wireless Radio Systems," in *IEEE Transactions on Microwave Theory and Techniques*, vol. 61, no. 4, pp. 1588-1598, April 2013.
- [28] S. Hu, F. Wang, and H. Wang, "A 28GHz/37GHz/39GHz Multiband Linear Doherty Power Amplifier for 5G Massive MIMO Applications," *IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers*, Feb. 2017.
- [29] S. Hu, S. Kousai, and H. Wang, "Antenna impedance variation compensation by exploiting a digital Doherty power amplifier architecture," *IEEE Trans. Microw. Theory Techn.*, vol. 63, no. 2, pp. 580– 597, Feb. 2015.
- [30] S. Hu, S. Kousai, J. Park, O. Chlieh, and H. Wang, "Design of A Transformer-Based Reconfigurable Digital Polar Doherty Power Amplifier Fully Integrated in Bulk CMOS," *IEEE J. of Solid-State Circuits*, vol. 50, no. 5, pp. 1094 – 1106, May 2015.
- [31] M. Özen, K. Andersson and C. Fager, "Symmetrical Doherty Power Amplifier With Extended Efficiency Range," in *IEEE Transactions on Microwave Theory and Techniques*, vol. 64, no. 4, pp. 1273-1284, April 2016.

- [32] W. Hallberg, M. Özen, D. Gustafsson, K. Buisman and C. Fager, "A Doherty Power Amplifier Design Method for Improved Efficiency and Linearity," in *IEEE Transactions on Microwave Theory and Techniques*, vol. 64, no. 12, pp. 4491-4504, Dec. 2016.
- [33] M. Özen, N. Rostomyan, K. Aufinger and C. Fager, "Efficient Millimeter Wave Doherty PA Design Based on a Low-Loss Combiner Synthesis Technique," in *IEEE Microwave and Wireless Components Letters*, vol. 27, no. 12, pp. 1143-1145, Dec. 2017.
- [34] H. Wang et al., "Towards energy-efficient 5G mm-wave links: Exploiting broadband mm-wave Doherty power amplifier and multi-feed antenna with direct on-antenna power combining," in IEEE Bipolar/BiCMOS Circuits Technol. Meeting, Oct. 2014, pp. 30–37.
- [35] H. Wang, S. Hu, and S. Kousai, "Mixed-Signal Doherty Power Amplifiers in CMOS (Invited)," IEEE MTT-S Int. Microwave Symp. Dig., May 2016.
- [36] H. Wang, S. Kousai, K. Onizuka, S. Hu, "The Wireless Workhorse: Mixed-Signal Power Amplifiers Leverage Digital and Analog Techniques to Enhance Large-Signal RF Operations," *IEEE Microwave Magazine*, vol 16, no. 9, pp. 36-63, Oct. 2015.
- [37] V. Vorapipat, C. Levy, P. Asbeck, "A class-G voltage-mode Doherty power amplifier", *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, pp. 46-47, Feb. 2017.
- [38] V. Vorapipat, C. S. Levy, P. M. Asbeck, "Voltage mode Doherty power amplifier", *IEEE J. Solid-State Circuits*, vol. 52, no. 5, pp. 1295-1304, May 2017.
- [39] K. Greene, A. Sarkar, and B. Floyd, "A 60-GHz dual-vector Doherty beamformer," *IEEE J. Solid-State Circuits*, vol. 52, no. 5, pp. 1373–1386, May 2017.
- [40] E. Kaymaksut et al., "Transformer-Based Doherty Power Amplifiers for mm-Wave Applications in 40nm CMOS," *IEEE Trans. Microw. Theory Techn.*, vol. 63, no. 4, pp. 1186-1192, Apr. 2015.
- [41] S. Jin, B. Park, K. Moon, M. Kwon, B. Kim, "Linearization of CMOS cascode power amplifiers through adaptive bias control", *IEEE Trans. Microwave Theory Tech.*, vol. 61, no. 12, pp. 4534-4543, Dec. 2013.
- [42] C. Liang and B. Razavi, "Transmitter Linearization by Beamforming," *IEEE J. Solid-State Circuits*, vol. 46, no. 9, pp. 1956-1969, Sept. 2011.
- [43] J. Chen *et al.*, "A digitally modulated mm-wave cartesian beamforming transmitter with quadrature spatial combining," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2013, pp. 232–233.
- [44] I. Aoki, S. D. Kee, D. B. Rutledge, and A. Hajimiri, "Fully integrated CMOS Power Amplifier Design Using the Distributed Active-Transformer Architecture" *IEEE J. Solid-State Circuits*, vol.37, no. 3, Mar. 2002
- [45] I. Aoki, S.D. Kee, D. B. Rutledge, A. Hajimiri, "Distributed active transformer-a new power-combining and impedance-transformation technique", *IEEE Trans. Microw. Theory Techn.*, vol. 50, no. 1, pp. 316-331, Jan. 2002.
- [46] K. Sengupta and A. Hajimiri, "A 0.28 THz power-generation and beam-steering array in CMOS based on distributed active radiators," *IEEE J. Solid-State Circuits*, vol. 47, no. 12, pp. 3013–3031, Dec. 2012.
- [47] S. Bowers and A. Hajimiri, "Multi-port driven radiators," *IEEE Trans. Microw. Theory Techn.*, vol. 61, no. 12, pp. 4428–4441, Dec. 2013.
- [48] S. M. Bowers, A. Safaripour, A. Hajimiri, "An integrated slot-ring traveling-wave radiator", *IEEE Trans. Microw. Theory Techn.*, vol. 63, no. 4, pp. 1154-1162, Apr. 2015.
- [49] A. Safaripour, S. M. Bowers, K. Dasgupta, A. Hajimiri, "Dynamic polarization control of twodimensional integrated phased arrays", *IEEE Trans. Microw. Theory Techn.*, vol. 64, no. 4, pp. 1066-1077, Apr. 2016.

- [50] S. Li, T. Chi, J. Park, and H. Wang, "A multi-feed antenna for antenna-level power combining," in *Proc. IEEE APS/URSI Symp.*, June 2016.
- [51] X. Wu and K. Sengupta, "On-chip THz spectroscope exploiting electromagnetic scattering with multiport antenna," *IEEE J. Solid-State Circuits*, vol. 51, no. 12, pp. 3049–3062, Dec. 2016.
- [52] P. Nazari, S. Jafarlou, P. Heydari, "A fundamental-frequency 114 GHz circular-polarized radiating element with 14 dBm EIRP –99.3 dBc/Hz phase-noise at 1 MHz offset and 3.7% peak efficiency", *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, pp. 322-323, Feb. 2017.
- [53] T. Chi, F. Wang, S. Li, M. Huang, J. Park, and H. Wang, "A 60GHz on-chip linear radiator with singleelement 27.9dBm P_{sat} and 33.1dBm peak EIRP using multifeed antenna for direct on-antenna power combining," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2017, pp. 296–297.
- [54] C. V. Vangerow, B. Goettel, H. J. Ng, D. Kissinger and T. Zwick, "Circuit building blocks for efficient in-antenna power combining at 240 GHz with non-50 ΩΩ amplifier matching impedance," in *Proc. IEEE Radio Freq. Integr. Circuits Symp.*, June 2017, pp. 320-323.
- [55] S. Li, T. Chi, Y. Wang, and H. Wang, "A millimeter-wave dual-feed square loop antenna for 5G communications," *IEEE Trans. Antennas Propag.*, vol. 65, no. 12, pp. 6317–6328, Dec. 2017.
- [56] T. Chi, S. Li, J. S. Park, and H. Wang, "A multifeed antenna for high-efficiency on-antenna power combining," *IEEE Trans. Antennas Propag.*, vol. 65, no. 12, pp. 6937–6951, Dec. 2017.
- [57] B. Abiri and A. Hajimiri, "A 69-to-79GHz CMOS multiport PA/radiator with +35.7dBm CW EIRP and integrated PLL," *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2018, pp. 404– 405.
- [58] P. Nazari, S. Jafarlou and P. Heydari, "Analysis and Design of a Millimeter-Wave Cavity-Backed Circularly Polarized Radiator Based on Fundamental Theory of Multi-Port Oscillators," *IEEE Journal* of Solid-State Circuits, vol. 52, no. 12, pp. 3293-3311, Dec. 2017.
- [59] H. T. Nguyen, T. Chi, S. Li, and H. Wang, "A 62-to-68GHz linear 6Gb/s 64QAM CMOS Doherty radiator with 27.5%/20.1% PAE at peak/6dB-back-off output power leveraging high-efficiency multifeed antenna-based active load modulation," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2018, pp. 402–403.
- [60] T. Chi, J. S. Park, S. Li, and H. Wang, "A 64GHz full-duplex transceiver front-end with an on-chip multifeed self-interference-canceling antenna and an all-passive canceler supporting 4Gb/s modulation in one antenna footprint," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2018, pp. 76–77.
- [61] S. Li et al., "Performance of V-band on-chip antennas in GlobalFoundries 45nm CMOS SOI process for mm-wave 5G applications, in Proc. IEEE MTT-S Int. Microw. Symp., June 2018.
- [62] H. Dabag et al., "Analysis and design of stacked-FET millimeter-wave power amplifiers", *IEEE Trans. Microwave Theory Tech.*, vol. 61, pp. 1543-1556, Apr. 2013.
- [63] A. Agah, J. A. Jayamon, P. M. Asbeck, L. E. Larson, J. F. Buckwalter, "Multi-drive stacked-FET power amplifiers at 90 GHz in 45 nm SOI CMOS", *IEEE J. Solid-State Circuits*, vol. 49, no. 5, pp. 1148-1157, May 2014.
- [64] A. Komijani and A. Hajimiri, "A Wideband 77-GHz, 17.5-dBm Fully Integrated Power Amplifier in Silicon," *IEEE J. Solid-State Circuits*, vol. 41, no. 8, pp. 1749-1756, Aug. 2006.
- [65] J. Chen and A. M. Niknejad, "A compact 1V 18.6dBm 60GHz power amplifier in 65nm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2011, pp. 432–433.
- [66] Y. Zhao and J. R. Long, "A wideband, dual-path, millimeter-wave power amplifier with 20 dBm output power and PAE above 15% in 130 nm SiGe-BiCMOS," *IEEE J. Solid-State Circuits*, vol. 47, no. 9, pp. 1981–1997, Sept. 2012.

- [67] D. Zhao and P. Reynaert, "A 60-GHz dual-mode class AB power amplifier in 40-nm CMOS," in *IEEE J. Solid-State Circuits*, vol. 48, no. 10, pp. 2323–2337, Oct. 2013.
- [68] D. Zhao and P. Reynaert, "An E-Band Power Amplifier With Broadband Parallel-Series Power Combiner in 40-nm CMOS," in *IEEE Transactions on Microwave Theory and Techniques*, vol. 63, no. 2, pp. 683-690, Feb. 2015.
- [69] M. Vigilante and P. Reynaert, "A 29-to-57GHz AM-PM compensated class-AB power amplifier for 5G phased arrays in 0.9V 28nm bulk CMOS," 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), Honolulu, HI, 2017, pp. 116-119.
- [70] T. Chi, J. Park, R. L. Schmid, A. C. Ulusoy, J. D. Cressler, and H. Wang, "A low-power and ultracompact W-band transmitter front-end in 90nm SiGe BiCMOS technology," in *Proc. IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM)*, Sep. 2014.
- [71] C. R. Chappidi and K. Sengupta, "A frequency-reconfigurable mm-wave power amplifier with activeimpedance synthesis in an asymmetrical non-isolated combiner," in *IEEE Int. Solid-State Circuits Conf.* (ISSCC) Dig. Tech. Papers, Feb. 2016, pp. 344–345.
- [72] C. R. Chappidi and K. Sengupta, "Frequency Reconfigurable mm-Wave Power Amplifier With Active Impedance Synthesis in an Asymmetrical Non-Isolated Combiner: Analysis and Design," *IEEE J. Solid-State Circuits*, vol. 52, no. 8, pp. 1990-2008, Aug. 2017.
- [73] C. R. Chappidi, X. Wu and K. Sengupta, "A digital mm-Wave PA architecture with Simultaneous Frequency and back-off Reconfigurability," 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), Honolulu, HI, 2017, pp. 328-331.
- [74] K. Khalaf et al., "Digitally modulated CMOS polar transmitters for highly-efficient mm-wave wireless communication," *IEEE J. Solid-State Circuits*, vol. 51, no. 7, pp. 1579–1592, July 2016.
- [75] A. Larie et al., "A 1.2V 20 dBm 60 GHz power amplifier with 32.4 dB gain and 20 % peak PAE in 65nm CMOS," in *Proc. IEEE Eur. Solid-State Circuits Conf.*, Sept. 2014, pp. 175–178.
- [76] A. Chakrabarti and H. Krishnaswamy, "High-Power High-Efficiency Class-E-Like Stacked mmWave PAs in SOI and Bulk CMOS: Theory and Implementation," in *IEEE Transactions on Microwave Theory* and Techniques, vol. 62, no. 8, pp. 1686-1704, Aug. 2014.
- [77] R. Bhat, A. Chakrabarti, and H. Krishnaswamy, "Large-scale power combining and mixed-signal linearizing architectures for watt-class mmWave CMOS power amplifiers," *IEEE Trans. Microw. Theory Techn.*, vol. 63, no. 2, pp. 703–718, Feb. 2015.
- [78] J. A. Jayamon, J. F. Buckwalter and P. M. Asbeck, "A PMOS mm-wave power amplifier at 77 GHz with 90 mW output power and 24% efficiency," 2016 *IEEE Radio Frequency Integrated Circuits Symposium* (*RFIC*), San Francisco, CA, 2016, pp. 262-265.
- [79] H. C. Lin, G. M. Rebeiz, "A 70–80-GHz SiGe Amplifier with Peak Output Power of 27.3 dBm", *IEEE Transactions on Microwave Theory and Techniques*, vol. 64, no. 7, pp. 2039-2049, July 2016.
- [80] K. Datta and H. Hashemi, "Watt-level mm-wave power amplification with dynamic load modulation in a SiGe HBT digital power amplifier," *IEEE J. Solid-State Circuits*, vol. 52, no. 2, pp. 371–388, Feb. 2017.
- [81] K. Datta, H. Hashemi, "High-Breakdown High-fmax Multiport Stacked-Transistor Topologies for the W-band Power Amplifiers", *IEEE Journal of Solid-State Circuits*, vol. 52, no. 5, pp. 1305-1319, May 2017.
- [82] H. T. Nguyen, T. Chi, S. Li and H. Wang, "A Linear High-Efficiency Millimeter-Wave CMOS Doherty Radiator Leveraging Multi-Feed On-Antenna Active Load Modulation," in *IEEE Journal of Solid-State Circuits*, vol. 53, no. 12, pp. 3587-3598, Dec. 2018.

- [83] H. T. Nguyen, D. Jung and H. Wang, "4.9 A 60GHz CMOS Power Amplifier with Cascaded Asymmetric Distributed-Active-Transformer Achieving Watt-Level Peak Output Power with 20.8% PAE and Supporting 2Gsym/s 64-QAM Modulation," 2019 IEEE International Solid- State Circuits Conference (ISSCC), San Francisco, CA, USA, 2019, pp. 90-92.
- [84] H. T. Nguyen, S. Li and H. Wang, "4.6 A mm-Wave 3-Way Linear Doherty Radiator with Multi Antenna Coupling and On-Antenna Current-Scaling Series Combiner for Deep Power Back-Off Efficiency Enhancement," 2019 IEEE International Solid- State Circuits Conference (ISSCC), San Francisco, CA, USA, 2019, pp. 84-86.
- [85] H. Wang, F. Wang, H. T. Nguyen, and S. Li, "Power Amplifiers Performance Survey 2000-present," [Online]. Available: https://gems.ece.gatech.edu/PA_survey.html